Searched refs:CGU_CLK_MUX (Results 1 – 6 of 6) sorted by relevance
/drivers/clk/ingenic/ |
D | jz4780-cgu.c | 276 "sclk_a", CGU_CLK_MUX, 283 "cpumux", CGU_CLK_MUX, 302 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV, 310 "ahb2_apb_mux", CGU_CLK_MUX, 329 "ddr", CGU_CLK_MUX | CGU_CLK_DIV, 336 "vpu", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE, 345 "i2s_pll", CGU_CLK_MUX | CGU_CLK_DIV, 352 "i2s", CGU_CLK_MUX, 358 "lcd0pixclk", CGU_CLK_MUX | CGU_CLK_DIV, 366 "lcd1pixclk", CGU_CLK_MUX | CGU_CLK_DIV, [all …]
|
D | jz4770-cgu.c | 199 "mmc0_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 206 "mmc1_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 213 "mmc2_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 220 "cim", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 227 "uhc", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 234 "gpu", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 241 "bch", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 248 "lpclk", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 255 "gps", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX, 265 "ssi_mux", CGU_CLK_DIV | CGU_CLK_MUX, [all …]
|
D | jz4725b-cgu.c | 138 "i2s", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE, 146 "spi", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE, 160 "udc", CGU_CLK_MUX | CGU_CLK_DIV, 231 "rtc", CGU_CLK_MUX,
|
D | jz4740-cgu.c | 152 "i2s", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE, 160 "spi", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE, 182 "udc", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
|
D | cgu.c | 296 if (clk_info->type & CGU_CLK_MUX) { in ingenic_clk_get_parent() 325 if (clk_info->type & CGU_CLK_MUX) { in ingenic_clk_set_parent() 647 if (caps & (CGU_CLK_MUX | CGU_CLK_CUSTOM)) { in ingenic_register_clock() 650 if (caps & CGU_CLK_MUX) in ingenic_register_clock() 702 if (caps & CGU_CLK_MUX) { in ingenic_register_clock() 706 caps &= ~(CGU_CLK_MUX | CGU_CLK_MUX_GLITCHFREE); in ingenic_register_clock()
|
D | cgu.h | 149 CGU_CLK_MUX = BIT(3), enumerator
|