Home
last modified time | relevance | path

Searched refs:link_clock (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/i915/display/
Dintel_ddi.c1492 int link_clock; in icl_ddi_clock_get() local
1495 link_clock = cnl_calc_wrpll_link(dev_priv, pll_state); in icl_ddi_clock_get()
1501 link_clock = icl_calc_tbt_pll_link(dev_priv, port); in icl_ddi_clock_get()
1503 link_clock = icl_calc_mg_pll_link(dev_priv, pll_state); in icl_ddi_clock_get()
1506 pipe_config->port_clock = link_clock; in icl_ddi_clock_get()
1516 int link_clock; in cnl_ddi_clock_get() local
1519 link_clock = cnl_calc_wrpll_link(dev_priv, pll_state); in cnl_ddi_clock_get()
1521 link_clock = pll_state->cfgcr0 & DPLL_CFGCR0_LINK_RATE_MASK; in cnl_ddi_clock_get()
1523 switch (link_clock) { in cnl_ddi_clock_get()
1525 link_clock = 81000; in cnl_ddi_clock_get()
[all …]
Dintel_display.h415 int pixel_clock, int link_clock,
Dintel_dp.c503 static u16 intel_dp_dsc_get_output_bpp(u32 link_clock, u32 lane_count, in intel_dp_dsc_get_output_bpp() argument
515 bits_per_pixel = (link_clock * lane_count * 8) / in intel_dp_dsc_get_output_bpp()
1950 int mode_rate, link_clock, link_avail; in intel_dp_compute_link_config_wide() local
1962 link_clock = intel_dp->common_rates[clock]; in intel_dp_compute_link_config_wide()
1963 link_avail = intel_dp_max_data_rate(link_clock, in intel_dp_compute_link_config_wide()
1969 pipe_config->port_clock = link_clock; in intel_dp_compute_link_config_wide()
Dintel_display.c7525 int pixel_clock, int link_clock, in intel_link_compute_m_n() argument
7536 link_clock * nlanes * 8, in intel_link_compute_m_n()
7540 compute_m_n(pixel_clock, link_clock, in intel_link_compute_m_n()
/drivers/gpu/drm/gma500/
Dcdv_intel_dp.c973 int link_clock, in cdv_intel_dp_compute_m_n() argument
978 m_n->gmch_n = link_clock * nlanes; in cdv_intel_dp_compute_m_n()
981 m_n->link_n = link_clock; in cdv_intel_dp_compute_m_n()