Home
last modified time | relevance | path

Searched refs:nvkm_secboot (Results 1 – 25 of 25) sorted by relevance

/drivers/gpu/drm/nouveau/include/nvkm/subdev/
Dsecboot.h43 struct nvkm_secboot { struct
55 #define nvkm_secboot(p) container_of((p), struct nvkm_secboot, subdev) argument
57 bool nvkm_secboot_is_managed(struct nvkm_secboot *, enum nvkm_secboot_falcon);
58 int nvkm_secboot_reset(struct nvkm_secboot *, unsigned long);
60 int gm200_secboot_new(struct nvkm_device *, int, struct nvkm_secboot **);
61 int gm20b_secboot_new(struct nvkm_device *, int, struct nvkm_secboot **);
62 int gp102_secboot_new(struct nvkm_device *, int, struct nvkm_secboot **);
63 int gp108_secboot_new(struct nvkm_device *, int, struct nvkm_secboot **);
64 int gp10b_secboot_new(struct nvkm_device *, int, struct nvkm_secboot **);
/drivers/gpu/drm/nouveau/nvkm/subdev/secboot/
Dbase.c105 nvkm_secboot_reset(struct nvkm_secboot *sb, unsigned long falcon_mask) in nvkm_secboot_reset()
120 nvkm_secboot_is_managed(struct nvkm_secboot *sb, enum nvkm_secboot_falcon fid) in nvkm_secboot_is_managed()
131 struct nvkm_secboot *sb = nvkm_secboot(subdev); in nvkm_secboot_oneinit()
166 struct nvkm_secboot *sb = nvkm_secboot(subdev); in nvkm_secboot_fini()
178 struct nvkm_secboot *sb = nvkm_secboot(subdev); in nvkm_secboot_dtor()
188 nvkm_secboot = { variable
197 struct nvkm_secboot *sb) in nvkm_secboot_ctor()
201 nvkm_subdev_ctor(&nvkm_secboot, device, index, &sb->subdev); in nvkm_secboot_ctor()
Dpriv.h31 int (*oneinit)(struct nvkm_secboot *);
32 int (*fini)(struct nvkm_secboot *, bool suspend);
33 void *(*dtor)(struct nvkm_secboot *);
34 int (*run_blob)(struct nvkm_secboot *, struct nvkm_gpuobj *,
39 struct nvkm_device *, int, struct nvkm_secboot *);
40 int nvkm_secboot_falcon_reset(struct nvkm_secboot *);
41 int nvkm_secboot_falcon_run(struct nvkm_secboot *);
Dgm200.h29 struct nvkm_secboot base;
37 int gm200_secboot_oneinit(struct nvkm_secboot *);
38 int gm200_secboot_fini(struct nvkm_secboot *, bool);
39 void *gm200_secboot_dtor(struct nvkm_secboot *);
40 int gm200_secboot_run_blob(struct nvkm_secboot *, struct nvkm_gpuobj *,
Dls_ucode.h150 int acr_ls_ucode_load_fecs(const struct nvkm_secboot *, int,
152 int acr_ls_ucode_load_gpccs(const struct nvkm_secboot *, int,
154 int acr_ls_ucode_load_pmu(const struct nvkm_secboot *, int,
156 int acr_ls_pmu_post_run(const struct nvkm_acr *, const struct nvkm_secboot *);
157 int acr_ls_ucode_load_sec2(const struct nvkm_secboot *, int,
159 int acr_ls_sec2_post_run(const struct nvkm_acr *, const struct nvkm_secboot *);
Dacr_r352.h71 int (*load)(const struct nvkm_secboot *, int maxver,
73 int (*post_run)(const struct nvkm_acr *, const struct nvkm_secboot *);
90 void (*fixup_hs_desc)(struct acr_r352 *, struct nvkm_secboot *, void *);
95 const struct nvkm_secboot *,
159 const struct nvkm_secboot *,
165 void acr_r352_fixup_hs_desc(struct acr_r352 *, struct nvkm_secboot *, void *);
Dacr.h38 int (*oneinit)(struct nvkm_acr *, struct nvkm_secboot *);
39 int (*fini)(struct nvkm_acr *, struct nvkm_secboot *, bool);
42 int (*reset)(struct nvkm_acr *, struct nvkm_secboot *, unsigned long);
Dgm200.c37 gm200_secboot_run_blob(struct nvkm_secboot *sb, struct nvkm_gpuobj *blob, in gm200_secboot_run_blob()
105 gm200_secboot_oneinit(struct nvkm_secboot *sb) in gm200_secboot_oneinit()
139 gm200_secboot_fini(struct nvkm_secboot *sb, bool suspend) in gm200_secboot_fini()
150 gm200_secboot_dtor(struct nvkm_secboot *sb) in gm200_secboot_dtor()
174 struct nvkm_secboot **psb) in gm200_secboot_new()
Dls_ucode_msgqueue.c102 acr_ls_ucode_load_pmu(const struct nvkm_secboot *sb, int maxver, in acr_ls_ucode_load_pmu()
122 acr_ls_pmu_post_run(const struct nvkm_acr *acr, const struct nvkm_secboot *sb) in acr_ls_pmu_post_run()
140 acr_ls_ucode_load_sec2(const struct nvkm_secboot *sb, int maxver, in acr_ls_ucode_load_sec2()
160 acr_ls_sec2_post_run(const struct nvkm_acr *acr, const struct nvkm_secboot *sb) in acr_ls_sec2_post_run()
Dgm20b.c44 struct nvkm_secboot *sb = &gsb->base; in gm20b_secboot_tegra_read_wpr()
83 gm20b_secboot_oneinit(struct nvkm_secboot *sb) in gm20b_secboot_oneinit()
105 struct nvkm_secboot **psb) in gm20b_secboot_new()
Dgp102.c34 gp102_secboot_scrub_required(struct nvkm_secboot *sb) in gp102_secboot_scrub_required()
47 gp102_run_secure_scrub(struct nvkm_secboot *sb) in gp102_run_secure_scrub()
121 gp102_secboot_run_blob(struct nvkm_secboot *sb, struct nvkm_gpuobj *blob, in gp102_secboot_run_blob()
146 struct nvkm_secboot **psb) in gp102_secboot_new()
Dacr_r367.h28 void acr_r367_fixup_hs_desc(struct acr_r352 *, struct nvkm_secboot *, void *);
31 const struct nvkm_secboot *,
Dacr_r352.c244 const struct nvkm_secboot *sb, in acr_r352_ls_ucode_img_load()
481 acr_r352_prepare_ls_blob(struct acr_r352 *acr, struct nvkm_secboot *sb) in acr_r352_prepare_ls_blob()
597 acr_r352_fixup_hs_desc(struct acr_r352 *acr, struct nvkm_secboot *sb, in acr_r352_fixup_hs_desc()
653 acr_r352_prepare_hs_blob(struct acr_r352 *acr, struct nvkm_secboot *sb, in acr_r352_prepare_hs_blob()
715 acr_r352_load_blobs(struct acr_r352 *acr, struct nvkm_secboot *sb) in acr_r352_load_blobs()
840 acr_r352_shutdown(struct acr_r352 *acr, struct nvkm_secboot *sb) in acr_r352_shutdown()
877 acr_r352_wpr_is_set(const struct acr_r352 *acr, const struct nvkm_secboot *sb) in acr_r352_wpr_is_set()
904 acr_r352_bootstrap(struct acr_r352 *acr, struct nvkm_secboot *sb) in acr_r352_bootstrap()
959 acr_r352_reset_nopmu(struct acr_r352 *acr, struct nvkm_secboot *sb, in acr_r352_reset_nopmu()
995 acr_r352_reset(struct nvkm_acr *_acr, struct nvkm_secboot *sb, in acr_r352_reset()
[all …]
Dgp10b.c29 gp10b_secboot_oneinit(struct nvkm_secboot *sb) in gp10b_secboot_oneinit()
51 struct nvkm_secboot **psb) in gp10b_secboot_new()
Dls_ucode_gr.c149 acr_ls_ucode_load_fecs(const struct nvkm_secboot *sb, int maxver, in acr_ls_ucode_load_fecs()
156 acr_ls_ucode_load_gpccs(const struct nvkm_secboot *sb, int maxver, in acr_ls_ucode_load_gpccs()
Dgp108.c27 struct nvkm_secboot **psb) in gp108_secboot_new()
Dacr_r364.c63 acr_r364_fixup_hs_desc(struct acr_r352 *acr, struct nvkm_secboot *sb, in acr_r364_fixup_hs_desc()
Dacr_r367.c113 const struct nvkm_secboot *sb, in acr_r367_ls_ucode_img_load()
352 acr_r367_fixup_hs_desc(struct acr_r352 *acr, struct nvkm_secboot *sb, in acr_r367_fixup_hs_desc()
/drivers/gpu/drm/nouveau/nvkm/falcon/
Dmsgqueue.h206 int msgqueue_0137c63d_new(struct nvkm_falcon *, const struct nvkm_secboot *,
208 int msgqueue_0137bca5_new(struct nvkm_falcon *, const struct nvkm_secboot *,
210 int msgqueue_0148cdec_new(struct nvkm_falcon *, const struct nvkm_secboot *,
Dmsgqueue_0137c63d.c390 msgqueue_0137c63d_new(struct nvkm_falcon *falcon, const struct nvkm_secboot *sb, in msgqueue_0137c63d_new()
416 msgqueue_0137bca5_new(struct nvkm_falcon *falcon, const struct nvkm_secboot *sb, in msgqueue_0137bca5_new()
Dmsgqueue_0148cdec.c250 msgqueue_0148cdec_new(struct nvkm_falcon *falcon, const struct nvkm_secboot *sb, in msgqueue_0148cdec_new()
Dmsgqueue.c495 const struct nvkm_secboot *sb, struct nvkm_msgqueue **queue) in nvkm_msgqueue_new()
/drivers/gpu/drm/nouveau/include/nvkm/core/
Dmsgqueue.h31 int nvkm_msgqueue_new(u32, struct nvkm_falcon *, const struct nvkm_secboot *,
Ddevice.h152 struct nvkm_secboot *secboot;
225 int (*secboot )(struct nvkm_device *, int idx, struct nvkm_secboot **);
/drivers/gpu/drm/nouveau/nvkm/engine/gr/
Dgf100.c1693 struct nvkm_secboot *sb = device->secboot; in gf100_gr_init_ctxctl_ext()