Home
last modified time | relevance | path

Searched refs:src_format (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/gma500/
Daccel_2d.c161 uint32_t src_format, uint32_t dst_offset, in psb_accel_2d_copy() argument
201 PSB_2D_SRC_SURF_BH | src_format | (src_stride << in psb_accel_2d_copy()
236 uint32_t src_format; in psbfb_copyarea_accel() local
247 src_format = PSB_2D_SRC_332RGB; in psbfb_copyarea_accel()
251 src_format = PSB_2D_SRC_555RGB; in psbfb_copyarea_accel()
255 src_format = PSB_2D_SRC_565RGB; in psbfb_copyarea_accel()
261 src_format = PSB_2D_SRC_8888ARGB; in psbfb_copyarea_accel()
275 offset, stride, src_format, in psbfb_copyarea_accel()
/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_sspp.c241 u32 chroma_samp, unpack, src_format; in dpu_hw_sspp_setup_format() local
278 src_format = (chroma_samp << 23) | (fmt->fetch_planes << 19) | in dpu_hw_sspp_setup_format()
283 src_format |= BIT(11); /* ROT90 */ in dpu_hw_sspp_setup_format()
286 src_format |= BIT(8); /* SRCC3_EN */ in dpu_hw_sspp_setup_format()
289 src_format |= BIT(22); in dpu_hw_sspp_setup_format()
293 src_format |= ((fmt->unpack_count - 1) << 12) | in dpu_hw_sspp_setup_format()
301 src_format |= (fmt->fetch_mode & 3) << 30; /*FRAME_FORMAT */ in dpu_hw_sspp_setup_format()
317 src_format |= BIT(15); in dpu_hw_sspp_setup_format()
320 src_format |= BIT(14); in dpu_hw_sspp_setup_format()
331 DPU_REG_WRITE(c, format_off + idx, src_format); in dpu_hw_sspp_setup_format()
/drivers/media/platform/cadence/
Dcdns-csi2tx.c207 const struct v4l2_mbus_framefmt *src_format = &fmt->format; in csi2tx_set_pad_format() local
215 src_format = &fmt_default; in csi2tx_set_pad_format()
221 *dst_format = *src_format; in csi2tx_set_pad_format()