Searched refs:MSR_VSX (Results 1 – 20 of 20) sorted by relevance
/arch/powerpc/kernel/ |
D | process.c | 130 newmsr |= MSR_VSX; in msr_check_and_set() 150 newmsr &= ~MSR_VSX; in __msr_check_and_clear() 168 msr &= ~MSR_VSX; in __giveup_fpu() 265 msr &= ~MSR_VSX; in __giveup_altivec() 347 WARN_ON((msr & MSR_VSX) && !((msr & MSR_FP) && (msr & MSR_VEC))); in __giveup_vsx() 360 msr_check_and_set(MSR_FP|MSR_VEC|MSR_VSX); in giveup_vsx() 362 msr_check_and_clear(MSR_FP|MSR_VEC|MSR_VSX); in giveup_vsx() 371 cpumsr = msr_check_and_set(MSR_FP|MSR_VEC|MSR_VSX); in enable_kernel_vsx() 374 (current->thread.regs->msr & (MSR_VSX|MSR_VEC|MSR_FP))) { in enable_kernel_vsx() 395 if (tsk->thread.regs->msr & (MSR_VSX|MSR_VEC|MSR_FP)) { in flush_vsx_to_thread() [all …]
|
D | signal_64.c | 150 msr &= ~MSR_VSX; in setup_sigcontext() 164 msr |= MSR_VSX; in setup_sigcontext() 223 msr |= tsk->thread.ckpt_regs.msr & (MSR_FP | MSR_VEC | MSR_VSX); in setup_tm_sigcontexts() 288 if (msr & MSR_VSX) in setup_tm_sigcontexts() 296 msr |= MSR_VSX; in setup_tm_sigcontexts() 369 regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX); in restore_sigcontext() 402 if ((msr & MSR_VSX) != 0) { in restore_sigcontext() 489 regs->msr &= ~(MSR_FP | MSR_FE0 | MSR_FE1 | MSR_VEC | MSR_VSX); in restore_tm_sigcontexts() 535 if (v_regs && ((msr & MSR_VSX) != 0)) { in restore_tm_sigcontexts() 657 (new_msr & MSR_VSX)) in SYSCALL_DEFINE3()
|
D | signal_32.c | 427 msr &= ~MSR_VSX; in save_user_regs() 439 msr |= MSR_VSX; in save_user_regs() 576 if (msr & MSR_VSX) { in save_tm_user_regs() 585 msr |= MSR_VSX; in save_tm_user_regs() 684 regs->msr &= ~MSR_VSX; in restore_user_regs() 685 if (msr & MSR_VSX) { in restore_user_regs() 796 regs->msr &= ~MSR_VSX; in restore_tm_user_regs() 797 if (msr & MSR_VSX) { in restore_tm_user_regs() 1091 (new_msr & MSR_VSX)) in COMPAT_SYSCALL_DEFINE3()
|
D | fpu.S | 100 oris r5,r5,MSR_VSX@h
|
D | tm.S | 135 oris r15,r15, MSR_VSX@h 377 oris r5,r5, MSR_VSX@h
|
D | vector.S | 134 oris r12,r12,MSR_VSX@h
|
D | traps.c | 969 msr_mask = MSR_VSX; in p9_hmi_special_emu()
|
D | exceptions-64s.S | 1859 oris r10,r10,MSR_VSX@h
|
/arch/powerpc/include/asm/ |
D | switch_to.h | 61 msr_check_and_clear(MSR_FP|MSR_VEC|MSR_VSX); in disable_kernel_vsx()
|
D | reg.h | 93 #define MSR_VSX __MASK(MSR_VSX_LG) /* Enable VSX */ macro
|
/arch/powerpc/lib/ |
D | ldstfp.S | 162 oris r7,r6,MSR_VSX@h 189 oris r7,r6,MSR_VSX@h
|
D | test_emulate_step.c | 79 regs->msr |= MSR_VSX; in init_pt_regs()
|
D | sstep.c | 2995 unsigned long msrbit = MSR_VSX; in emulate_loadstore() 3066 unsigned long msrbit = MSR_VSX; in emulate_loadstore()
|
/arch/powerpc/kvm/ |
D | emulate_loadstore.c | 42 if (!(kvmppc_get_msr(vcpu) & MSR_VSX)) { in kvmppc_check_vsx_disabled() 317 MSR_VSX); in kvmppc_emulate_loadstore()
|
D | tm.S | 45 oris r8, r8, (MSR_VEC | MSR_VSX)@h 239 oris r5, r5, (MSR_VEC | MSR_VSX)@h
|
D | book3s_pr.c | 136 kvmppc_giveup_ext(vcpu, MSR_FP | MSR_VEC | MSR_VSX); in kvmppc_core_vcpu_put_pr() 325 (MSR_FP | MSR_VEC | MSR_VSX); in kvmppc_handle_lost_math_exts() 348 kvmppc_giveup_ext(vcpu, MSR_VSX); in kvmppc_save_tm_pr() 792 if (msr & MSR_VSX) in kvmppc_giveup_ext() 822 vcpu->arch.guest_owned_ext &= ~(msr | MSR_VSX); in kvmppc_giveup_ext() 860 if (msr == MSR_VSX) { in kvmppc_handle_ext() 874 msr = MSR_FP | MSR_VEC | MSR_VSX; in kvmppc_handle_ext() 1355 ext_msr = MSR_VSX; in kvmppc_handle_exit_pr() 1849 kvmppc_giveup_ext(vcpu, MSR_FP | MSR_VEC | MSR_VSX); in kvmppc_vcpu_run_pr()
|
D | book3s_emulate.c | 181 kvmppc_giveup_ext(vcpu, MSR_VSX); in kvmppc_emulate_trchkpt()
|
D | book3s_hv_rmhandlers.S | 3070 oris r8,r8,MSR_VSX@h 3105 oris r8,r8,MSR_VSX@h
|
D | powerpc.c | 1178 vcpu->kvm->arch.kvm_ops->giveup_ext(vcpu, MSR_VSX); in kvmppc_complete_mmio_load()
|
D | book3s_hv.c | 3577 msr_check_and_set(MSR_FP | MSR_VEC | MSR_VSX); in kvmhv_p9_guest_entry() 3686 msr_check_and_set(MSR_FP | MSR_VEC | MSR_VSX); in kvmhv_p9_guest_entry()
|