Home
last modified time | relevance | path

Searched full:ppi (Results 1 – 10 of 10) sorted by relevance

/Documentation/ABI/testing/
Dsysfs-driver-ppi1 What: /sys/class/tpm/tpmX/ppi/
6 This folder includes the attributes related with PPI (Physical
9 'find /sys/ -name 'pcrs''. For the detail information of PPI,
10 please refer to the PPI specification from
14 In Linux 4.2 ppi was moved to the character device directory.
15 A symlink from tpmX/device/ppi to tpmX/ppi to provide backwards
18 What: /sys/class/tpm/tpmX/ppi/version
22 This attribute shows the version of the PPI supported by the
26 What: /sys/class/tpm/tpmX/ppi/request
36 What: /sys/class/tpm/tpmX/ppi/response
[all …]
/Documentation/devicetree/bindings/interrupt-controller/
Darm,gic-v3.yaml14 Peripheral Interrupts (PPI), Shared Peripheral Interrupts (SPI),
43 If the system requires describing PPI affinity, then the value must
46 The 1st cell is the interrupt type; 0 for SPI interrupts, 1 for PPI
48 Extended PPI range. Other values are reserved for future use.
51 SPI interrupts are in the range [0-987]. PPI interrupts are in the
53 Extended PPI interrupts are in the range [0-127].
61 interrupt is affine to. The interrupt must be a PPI, and the node
62 pointed must be a subnode of the "ppi-partitions" subnode. For
63 interrupt types other than PPI or PPIs that are not partitionned,
64 this cell must be zero. See the "ppi-partitions" node description
[all …]
Darm,gic.yaml14 interrupts (PPI), shared processor interrupts (SPI) and software
66 The 1st cell is the interrupt type; 0 for SPI interrupts, 1 for PPI
70 SPI interrupts are in the range [0-987]. PPI interrupts are in the
79 bits[15:8] PPI interrupt cpu mask. Each bit corresponds to each of
81 the interrupt is wired to that CPU. Only valid for PPI interrupts.
82 Also note that the configurability of PPI interrupts is IMPLEMENTATION
/Documentation/devicetree/bindings/arm/
Dspe-pmu.txt11 - interrupts : Exactly 1 PPI must be listed. For heterogeneous systems where
13 the arm,gic-v3 binding for details on describing a PPI partition.
Dpmu.yaml56 description: 1 per-cpu interrupt (PPI) or 1 interrupt per core.
65 When using a PPI, specifies a list of phandles to CPU
67 a PMU of this type signalling the PPI listed in the
69 by the PPI interrupt specifier itself (in which case
Dtrbe.yaml29 Exactly 1 PPI must be listed. For heterogeneous systems where
31 the arm,gic-v3 binding for details on describing a PPI partition.
/Documentation/virt/kvm/devices/
Dvcpu.rst38 number for this vcpu. This interrupt could be a PPI or SPI, but the interrupt
39 type must be same for each vcpu. As a PPI, the interrupt number is the same for
127 in-kernel virtual GIC. These must be a PPI (16 <= intid < 32). Setting the
135 Setting the same PPI for different timers will prevent the VCPUs from running.
Darm-vgic.rst131 A value describing the number of interrupts (SGI, PPI and SPI) for
Darm-vgic-v3.rst213 A value describing the number of interrupts (SGI, PPI and SPI) for
/Documentation/virt/kvm/
Dapi.rst853 in-kernel GIC: PPI, irq_id between 16 and 31 (incl.)