Home
last modified time | relevance | path

Searched refs:KB (Results 1 – 25 of 71) sorted by relevance

123

/arch/x86/pci/
Dce4100.c45 #define KB (1024) macro
106 DEFINE_REG(2, 1, 0x10, (64*KB), reg_init, reg_read, reg_write)
107 DEFINE_REG(3, 0, 0x10, (64*KB), reg_init, reg_read, reg_write)
108 DEFINE_REG(4, 0, 0x10, (128*KB), reg_init, reg_read, reg_write)
109 DEFINE_REG(4, 1, 0x10, (128*KB), reg_init, reg_read, reg_write)
110 DEFINE_REG(6, 0, 0x10, (512*KB), reg_init, reg_read, reg_write)
111 DEFINE_REG(6, 1, 0x10, (512*KB), reg_init, reg_read, reg_write)
112 DEFINE_REG(6, 2, 0x10, (64*KB), reg_init, reg_read, reg_write)
114 DEFINE_REG(8, 1, 0x10, (64*KB), reg_init, reg_read, reg_write)
115 DEFINE_REG(8, 2, 0x10, (64*KB), reg_init, reg_read, reg_write)
[all …]
/arch/arm/boot/dts/
Dopenbmc-flash-layout-128.dtsi9 reg = <0x0 0xe0000>; // 896KB
14 reg = <0xe0000 0x20000>; // 128KB
Darmada-370-synology-ds213j.dts284 reg = <0x00000000 0x000c0000>; /* 768KB */
289 reg = <0x000c0000 0x002d0000>; /* 2880KB */
294 reg = <0x00390000 0x00440000>; /* 4250KB */
299 reg = <0x007d0000 0x00010000>; /* 64KB */
304 reg = <0x007e0000 0x00010000>; /* 64KB */
309 reg = <0x007f0000 0x00010000>; /* 64KB */
Darmada-xp-synology-ds414.dts300 reg = <0x00000000 0x000d0000>; /* 832KB */
305 reg = <0x000d0000 0x002d0000>; /* 2880KB */
310 reg = <0x003a0000 0x00430000>; /* 4250KB */
315 reg = <0x007d0000 0x00010000>; /* 64KB */
320 reg = <0x007e0000 0x00010000>; /* 64KB */
325 reg = <0x007f0000 0x00010000>; /* 64KB */
Dsocfpga_cyclone5.dtsi7 /* First 4KB has trampoline code for secondary cores. */
Dsocfpga_arria5.dtsi7 /* First 4KB has trampoline code for secondary cores. */
Daspeed-ast2600-evb.dts111 reg = <0x0 0xe0000>; // 896KB
116 reg = <0xe0000 0x20000>; // 128KB
/arch/arm/mach-moxart/
DKconfig15 192 MHz CPU with MMU and 16KB/8KB D/I-cache (UC-7112-LX).
/arch/arm/mm/
Dproc-arm740.S74 ldr r3, =(CONFIG_DRAM_SIZE >> 12) @ size of RAM (must be >= 4KB)
75 mov r4, #10 @ 11 is the minimum (4KB)
84 ldr r3, =(CONFIG_FLASH_SIZE >> 12) @ size of FLASH (must be >= 4KB)
88 mov r4, #10 @ 11 is the minimum (4KB)
/arch/powerpc/boot/dts/fsl/
Dp1024rdb.dtsi46 /* 256KB for Vitesse 7385 Switch firmware */
53 /* 256KB for DTB Image */
72 /* 512KB for u-boot Bootloader Image */
73 /* 512KB for u-boot Environment Variables */
137 /* 512KB for u-boot Bootloader Image */
144 /* 512KB for DTB Image */
Dp2020rdb.dts46 /* 256KB for Vitesse 7385 Switch firmware */
53 /* 256KB for DTB Image */
74 /* 512KB for u-boot Bootloader Image */
75 /* 512KB for u-boot Environment Variables */
159 /* 512KB for u-boot Bootloader Image */
166 /* 512KB for DTB Image */
Dp1021rdb-pc.dtsi46 /* 256KB for Vitesse 7385 Switch firmware */
53 /* 256KB for DTB Image */
72 /* 256KB for QE ucode firmware*/
80 /* 512KB for u-boot Bootloader Image */
81 /* 512KB for u-boot Environment Variables */
158 /* 512KB for u-boot Bootloader Image */
165 /* 512KB for DTB Image */
Dp2020rdb-pc.dtsi46 /* 256KB for Vitesse 7385 Switch firmware */
53 /* 256KB for DTB Image */
72 /* 512KB for u-boot Bootloader Image */
73 /* 512KB for u-boot Environment Variables */
159 /* 512KB for u-boot Bootloader Image */
166 /* 512KB for DTB Image */
Dp1020rdb.dtsi46 /* 256KB for Vitesse 7385 Switch firmware */
53 /* 256KB for DTB Image */
74 /* 512KB for u-boot Bootloader Image */
75 /* 512KB for u-boot Environment Variables */
156 /* 512KB for u-boot Bootloader Image */
163 /* 512KB for DTB Image */
Dp1020rdb-pc.dtsi46 /* 256KB for Vitesse 7385 Switch firmware */
53 /* 256KB for DTB Image */
72 /* 512KB for u-boot Bootloader Image */
73 /* 512KB for u-boot Environment Variables */
159 /* 512KB for u-boot Bootloader Image */
166 /* 512KB for DTB Image*/
Dp1010rdb.dtsi45 /* 256KB for DTB Image */
64 /* 512KB for u-boot Bootloader Image */
65 /* 512KB for u-boot Environment Variables */
126 /* 512KB for DTB Image */
Dp1020rdb-pd.dts62 /* 128KB for DTB Image */
89 /* 512KB for u-boot Bootloader Image */
90 /* 512KB for u-boot Environment Variables */
164 /* 512KB for u-boot Bootloader Image */
171 /* 512KB for DTB Image*/
Dp1025rdb.dtsi46 /* 256KB for Vitesse 7385 Switch firmware */
53 /* 256KB for DTB Image */
72 /* 512KB for u-boot Bootloader Image */
73 /* 512KB for u-boot Environment Variables */
145 /* 512KB for u-boot Bootloader Image */
152 /* 512KB for DTB Image */
/arch/hexagon/
DKconfig132 bool "4KB"
135 bool "16KB"
138 bool "64KB"
141 bool "256KB"
/arch/ia64/
DKconfig147 bool "4KB"
150 performance, a page size of 8KB or 16KB is recommended. For best
151 IA-32 compatibility, a page size of 4KB should be selected (the vast
153 size). For Itanium 2 or newer systems, a page size of 64KB can also
156 4KB For best IA-32 compatibility
157 8KB For best IA-64 performance
158 16KB For best IA-64 performance
159 64KB Requires Itanium 2 or newer processor.
161 If you don't know what to do, choose 16KB.
164 bool "8KB"
[all …]
/arch/arm64/boot/dts/broadcom/northstar2/
Dns2-xmc.dts159 reg = <0x00000000 0x00080000>; /* 512KB */
164 reg = <0x00080000 0x00150000>; /* 1344KB */
169 reg = <0x001e0000 0x00010000>;/* 64KB */
174 reg = <0x001f0000 0x00010000>; /* 64KB */
/arch/parisc/
DKconfig244 bool "4KB"
247 performance, a page size of 16KB is recommended. For best
248 compatibility with 32bit applications, a page size of 4KB should be
252 4KB For best 32bit compatibility
253 16KB For best performance
254 64KB For best performance, might give more overhead.
256 If you don't know what to do, choose 4KB.
259 bool "16KB"
263 bool "64KB"
/arch/arm64/boot/dts/qcom/
Dsc7180-trogdor-lazor-r1-kb.dts11 model = "Google Lazor (rev1+) with KB Backlight";
/arch/mips/boot/dts/lantiq/
Deasy50712.dts35 reg = <0x00000 0x10000>; /* 64 KB */
40 reg = <0x10000 0x10000>; /* 64 KB */
/arch/x86/kernel/
Dearly-quirks.c241 #define KB(x) ((x) * 1024UL) macro
242 #define MB(x) (KB (KB (x)))
254 return KB(512); in i830_tseg_size()
266 case I845_TSEG_SIZE_512K: return KB(512); in i845_tseg_size()
323 return toud * KB(64) + i845_tseg_size(); in i865_stolen_base()
362 case I830_GMCH_GMS_STOLEN_512: return KB(512); in i830_stolen_size()

123