Home
last modified time | relevance | path

Searched refs:SCTLR_EL1 (Results 1 – 8 of 8) sorted by relevance

/arch/arm64/kvm/hyp/
Dexception.c100 sctlr = __vcpu_read_sys_reg(vcpu, SCTLR_EL1); in enter_exception64()
177 u32 sctlr = __vcpu_read_sys_reg(vcpu, SCTLR_EL1); in get_except32_cpsr()
273 u32 sctlr = __vcpu_read_sys_reg(vcpu, SCTLR_EL1); in enter_exception32()
Dvgic-v2-cpuif-proxy.c23 return !!(read_sysreg(SCTLR_EL1) & SCTLR_ELx_EE); in __is_be()
/arch/arm64/kvm/hyp/include/hyp/
Dsysreg-sr.h32 ctxt_sys_reg(ctxt, SCTLR_EL1) = read_sysreg_el1(SYS_SCTLR); in __sysreg_save_el1_state()
86 write_sysreg_el1(ctxt_sys_reg(ctxt, SCTLR_EL1), SYS_SCTLR); in __sysreg_restore_el1_state()
128 write_sysreg_el1(ctxt_sys_reg(ctxt, SCTLR_EL1), SYS_SCTLR); in __sysreg_restore_el1_state()
/arch/arm64/include/asm/
Dkvm_emulate.h403 u64 sctlr = vcpu_read_sys_reg(vcpu, SCTLR_EL1); in kvm_vcpu_set_be()
405 vcpu_write_sys_reg(vcpu, sctlr, SCTLR_EL1); in kvm_vcpu_set_be()
414 return !!(vcpu_read_sys_reg(vcpu, SCTLR_EL1) & (1 << 25)); in kvm_vcpu_is_be()
Dkvm_host.h150 SCTLR_EL1, /* System Control Register */ enumerator
483 case SCTLR_EL1: *val = read_sysreg_s(SYS_SCTLR_EL12); break; in __vcpu_read_sys_reg_from_cpu()
528 case SCTLR_EL1: write_sysreg_s(val, SYS_SCTLR_EL12); break; in __vcpu_write_sys_reg_to_cpu()
Dkvm_mmu.h185 return (vcpu_read_sys_reg(vcpu, SCTLR_EL1) & 0b101) == 0b101; in vcpu_has_cache_enabled()
/arch/arm64/kvm/hyp/nvhe/
Dswitch.c64 write_sysreg_el1(ctxt_sys_reg(ctxt, SCTLR_EL1), SYS_SCTLR); in __activate_traps()
/arch/arm64/kvm/
Dsys_regs.c1467 { SYS_DESC(SYS_SCTLR_EL1), access_vm_reg, reset_val, SCTLR_EL1, 0x00C50078 },
1897 { Op1( 0), CRn( 1), CRm( 0), Op2( 0), access_vm_reg, NULL, SCTLR_EL1 },