Home
last modified time | relevance | path

Searched refs:clkin (Results 1 – 23 of 23) sorted by relevance

/drivers/video/fbdev/omap2/omapfb/dss/
Dhdmi_pll.c46 unsigned long clkin; in hdmi_pll_compute() local
49 clkin = clk_get_rate(pll->pll.clkin); in hdmi_pll_compute()
51 DSSDBG("clkin %lu, target tmds %lu\n", clkin, target_tmds); in hdmi_pll_compute()
56 n = DIV_ROUND_UP(clkin, hw->fint_max); in hdmi_pll_compute()
57 fint = clkin / n; in hdmi_pll_compute()
192 pll->clkin = clk; in dsi_init_pll_data()
Dpll.c72 r = clk_prepare_enable(pll->clkin); in dss_pll_enable()
92 clk_disable_unprepare(pll->clkin); in dss_pll_enable()
103 clk_disable_unprepare(pll->clkin); in dss_pll_disable()
146 bool dss_pll_calc(const struct dss_pll *pll, unsigned long clkin, in dss_pll_calc() argument
162 n_start = max(DIV_ROUND_UP(clkin, fint_hw_max), 1ul); in dss_pll_calc()
163 n_stop = min((unsigned)(clkin / fint_hw_min), hw->n_max); in dss_pll_calc()
168 fint = clkin / n; in dss_pll_calc()
Ddpi.c222 unsigned long clkin; in dpi_dsi_clk_calc() local
233 clkin = clk_get_rate(ctx->pll->clkin); in dpi_dsi_clk_calc()
235 return dss_pll_calc(ctx->pll, clkin, in dpi_dsi_clk_calc()
Ddss.h152 struct clk *clkin; member
473 bool dss_pll_calc(const struct dss_pll *pll, unsigned long clkin,
Dvideo-pll.c189 pll->clkin = clk; in dss_video_pll_init()
Ddsi.c1481 seq_printf(s, "dsi pll clkin\t%lu\n", clk_get_rate(pll->clkin)); in dsi_dump_dsidev_clocks()
4456 unsigned long clkin; in dsi_cm_calc() local
4461 clkin = clk_get_rate(dsi->pll.clkin); in dsi_cm_calc()
4486 return dss_pll_calc(ctx->pll, clkin, in dsi_cm_calc()
4755 unsigned long clkin; in dsi_vm_calc() local
4762 clkin = clk_get_rate(dsi->pll.clkin); in dsi_vm_calc()
4787 return dss_pll_calc(ctx->pll, clkin, in dsi_vm_calc()
5225 pll->clkin = clk; in dsi_init_pll_data()
/drivers/gpu/drm/omapdrm/dss/
Dpll.c127 r = clk_prepare_enable(pll->clkin); in dss_pll_enable()
147 clk_disable_unprepare(pll->clkin); in dss_pll_enable()
158 clk_disable_unprepare(pll->clkin); in dss_pll_disable()
205 bool dss_pll_calc_a(const struct dss_pll *pll, unsigned long clkin, in dss_pll_calc_a() argument
221 n_start = max(DIV_ROUND_UP(clkin, fint_hw_max), 1ul); in dss_pll_calc_a()
222 n_stop = min((unsigned)(clkin / fint_hw_min), hw->n_max); in dss_pll_calc_a()
233 fint = clkin / n; in dss_pll_calc_a()
266 bool dss_pll_calc_b(const struct dss_pll *pll, unsigned long clkin, in dss_pll_calc_b() argument
275 DSSDBG("clkin %lu, target clkout %lu\n", clkin, target_clkout); in dss_pll_calc_b()
278 n = DIV_ROUND_UP(clkin, hw->fint_max); in dss_pll_calc_b()
[all …]
Ddpi.c222 unsigned long clkin; in dpi_pll_clk_calc() local
228 clkin = clk_get_rate(dpi->pll->clkin); in dpi_pll_clk_calc()
239 return dss_pll_calc_a(ctx->dpi->pll, clkin, in dpi_pll_clk_calc()
243 dss_pll_calc_b(dpi->pll, clkin, pck, &ctx->pll_cinfo); in dpi_pll_clk_calc()
Ddss.h182 struct clk *clkin; member
460 bool dss_pll_calc_a(const struct dss_pll *pll, unsigned long clkin,
464 bool dss_pll_calc_b(const struct dss_pll *pll, unsigned long clkin,
Dhdmi_pll.c145 pll->clkin = clk; in hdmi_init_pll_data()
Dvideo-pll.c181 pll->clkin = clk; in dss_video_pll_init()
Ddsi.c1398 seq_printf(s, "dsi pll clkin\t%lu\n", clk_get_rate(pll->clkin)); in dsi_dump_dsi_clocks()
4356 unsigned long clkin; in dsi_cm_calc() local
4361 clkin = clk_get_rate(dsi->pll.clkin); in dsi_cm_calc()
4386 return dss_pll_calc_a(ctx->pll, clkin, in dsi_cm_calc()
4658 unsigned long clkin; in dsi_vm_calc() local
4665 clkin = clk_get_rate(dsi->pll.clkin); in dsi_vm_calc()
4690 return dss_pll_calc_a(ctx->pll, clkin, in dsi_vm_calc()
5034 pll->clkin = clk; in dsi_init_pll_data()
Dhdmi4.c173 dss_pll_calc_b(&hdmi->pll.pll, clk_get_rate(hdmi->pll.pll.clkin), in hdmi_power_on_full()
Dhdmi5.c167 dss_pll_calc_b(&hdmi->pll.pll, clk_get_rate(hdmi->pll.pll.clkin), in hdmi_power_on_full()
/drivers/iio/frequency/
Dadf4350.c39 unsigned long clkin; member
128 st->fpfd = (st->clkin * (pdata->ref_doubler_en ? 2 : 1)) / in adf4350_tune_r_cnt()
285 st->clkin = readin; in adf4350_write()
334 st->clkin = clk_get_rate(st->clk); in adf4350_read()
336 val = st->clkin; in adf4350_read()
512 if (!pdata->clkin) { in adf4350_probe()
554 st->clkin = clk_get_rate(clk); in adf4350_probe()
556 st->clkin = pdata->clkin; in adf4350_probe()
Dadf4371.c160 struct clk *clkin; member
547 clk_disable_unprepare(st->clkin); in adf4371_clk_disable()
582 st->clkin = devm_clk_get(&spi->dev, "clkin"); in adf4371_probe()
583 if (IS_ERR(st->clkin)) in adf4371_probe()
584 return PTR_ERR(st->clkin); in adf4371_probe()
586 ret = clk_prepare_enable(st->clkin); in adf4371_probe()
594 st->clkin_freq = clk_get_rate(st->clkin); in adf4371_probe()
/drivers/clk/
Dclk-aspeed.c586 u32 val, div, clkin, hpll; in aspeed_ast2400_cc() local
600 clkin = 25000000; in aspeed_ast2400_cc()
603 clkin = 48000000; in aspeed_ast2400_cc()
606 clkin = 24000000; in aspeed_ast2400_cc()
609 hw = clk_hw_register_fixed_rate(NULL, "clkin", NULL, 0, clkin); in aspeed_ast2400_cc()
610 pr_debug("clkin @%u MHz\n", clkin / 1000000); in aspeed_ast2400_cc()
Dclk-cdce706.c82 struct cdce706_hw_data clkin[1]; member
310 struct clk *gp_clk = cdce->clkin_clk[cdce->clkin[0].parent]; in cdce706_divider_round_rate()
501 cdce->clkin[0].parent = !!(clock & CDCE706_CLKIN_CLOCK_MASK); in cdce706_register_clkin()
504 ret = cdce706_register_hw(cdce, cdce->clkin, in cdce706_register_clkin()
505 ARRAY_SIZE(cdce->clkin), in cdce706_register_clkin()
Dclk-si5351.c59 struct clk_hw clkin; member
246 container_of(hw, struct si5351_driver_data, clkin); in si5351_clkin_prepare()
255 container_of(hw, struct si5351_driver_data, clkin); in si5351_clkin_unprepare()
269 container_of(hw, struct si5351_driver_data, clkin); in si5351_clkin_recalc_rate()
1495 drvdata->clkin.init = &init; in si5351_i2c_probe()
1496 ret = devm_clk_hw_register(&client->dev, &drvdata->clkin); in si5351_i2c_probe()
/drivers/i2c/busses/
Di2c-s3c2410.c802 static int s3c24xx_i2c_calcdivisor(unsigned long clkin, unsigned int wanted, in s3c24xx_i2c_calcdivisor() argument
805 unsigned int calc_divs = clkin / wanted; in s3c24xx_i2c_calcdivisor()
824 return clkin / (calc_divs * calc_div1); in s3c24xx_i2c_calcdivisor()
835 unsigned long clkin = clk_get_rate(i2c->clk); in s3c24xx_i2c_clockrate() local
841 i2c->clkrate = clkin; in s3c24xx_i2c_clockrate()
842 clkin /= 1000; /* clkin now in KHz */ in s3c24xx_i2c_clockrate()
850 freq = s3c24xx_i2c_calcdivisor(clkin, target_frequency, &div1, &divs); in s3c24xx_i2c_clockrate()
877 sda_delay = clkin * pdata->sda_delay; in s3c24xx_i2c_clockrate()
Di2c-exynos5.c278 unsigned int clkin = clk_get_rate(i2c->clk); in exynos5_i2c_set_timing() local
300 temp = clkin / op_clk - 8 - t_ftl_cycle; in exynos5_i2c_set_timing()
/drivers/hwmon/
Dw83795.c281 static unsigned int pwm_freq_from_reg(u8 reg, u16 clkin) in pwm_freq_from_reg() argument
286 base_clock = clkin * 1000 / ((clkin == 48000) ? 384 : 256); in pwm_freq_from_reg()
292 static u8 pwm_freq_to_reg(unsigned long val, u16 clkin) in pwm_freq_to_reg() argument
306 base_clock = clkin * 1000 / ((clkin == 48000) ? 384 : 256); in pwm_freq_to_reg()
363 u16 clkin; /* CLKIN frequency in kHz */ member
843 val = pwm_freq_from_reg(data->pwm[index][nr], data->clkin); in show_pwm()
874 val = pwm_freq_to_reg(val, data->clkin); in store_pwm()
1859 static const u16 clkin[4] = { /* in kHz */ in w83795_init_client() local
1875 data->clkin = clkin[(config >> 3) & 0x3]; in w83795_init_client()
1876 dev_dbg(&client->dev, "clkin = %u kHz\n", data->clkin); in w83795_init_client()
/drivers/iio/adc/
Dmeson_saradc.c271 struct clk *clkin; member
665 clk_parents[0] = __clk_get_name(priv->clkin); in meson_sar_adc_clk_init()
892 ret = clk_set_parent(priv->adc_sel_clk, priv->clkin); in meson_sar_adc_init()
1226 priv->clkin = devm_clk_get(&pdev->dev, "clkin"); in meson_sar_adc_probe()
1227 if (IS_ERR(priv->clkin)) { in meson_sar_adc_probe()
1229 return PTR_ERR(priv->clkin); in meson_sar_adc_probe()