/drivers/media/pci/cx18/ |
D | cx18-firmware.c | 202 cx18_write_reg_expect(cx, 0x000F000F, CX18_PROC_SOFT_RESET, in cx18_halt_firmware() 204 cx18_write_reg_expect(cx, 0x00020002, CX18_ADEC_CONTROL, in cx18_halt_firmware() 215 cx18_write_reg_expect(cx, 0x00020000, CX18_ADEC_CONTROL, in cx18_init_power() 295 cx18_write_reg_expect(cx, 0xFFFF0020, CX18_CLOCK_SELECT1, in cx18_init_power() 297 cx18_write_reg_expect(cx, 0xFFFF0004, CX18_CLOCK_SELECT2, in cx18_init_power() 301 cx18_write_reg_expect(cx, 0x00060004, CX18_CLOCK_SELECT1, in cx18_init_power() 303 cx18_write_reg_expect(cx, 0x00060006, CX18_CLOCK_SELECT2, in cx18_init_power() 307 cx18_write_reg_expect(cx, 0xFFFF0002, CX18_HALF_CLOCK_SELECT1, in cx18_init_power() 309 cx18_write_reg_expect(cx, 0xFFFF0104, CX18_HALF_CLOCK_SELECT2, in cx18_init_power() 311 cx18_write_reg_expect(cx, 0xFFFF9026, CX18_CLOCK_ENABLE1, in cx18_init_power() [all …]
|
D | cx18-i2c.c | 241 cx18_write_reg_expect(cx, 0x10000000, 0xc71004, in init_cx18_i2c() 244 cx18_write_reg_expect(cx, 0x10001000, 0xc71024, in init_cx18_i2c() 248 cx18_write_reg_expect(cx, 0x00c00000, 0xc7001c, 0x00000000, 0x00c000c0); in init_cx18_i2c() 250 cx18_write_reg_expect(cx, 0x00c000c0, 0xc7001c, 0x000000c0, 0x00c000c0); in init_cx18_i2c() 252 cx18_write_reg_expect(cx, 0x00c00000, 0xc7001c, 0x00000000, 0x00c000c0); in init_cx18_i2c() 258 cx18_write_reg_expect(cx, HW2_I2C1_INT|HW2_I2C2_INT, HW2_INT_CLR_STATUS, in init_cx18_i2c()
|
D | cx18-irq.c | 41 cx18_write_reg_expect(cx, sw1, SW1_INT_STATUS, ~sw1, sw1); in cx18_irq_handler() 43 cx18_write_reg_expect(cx, sw2, SW2_INT_STATUS, ~sw2, sw2); in cx18_irq_handler() 45 cx18_write_reg_expect(cx, hw2, HW2_INT_CLR_STATUS, ~hw2, hw2); in cx18_irq_handler()
|
D | cx18-av-firmware.c | 174 cx18_write_reg_expect(cx, v & 0xFFFFFBFF, CX18_AUDIO_ENABLE, in cx18_av_loadfw() 184 cx18_write_reg_expect(cx, v | 0xb00, CX18_AUDIO_ENABLE, in cx18_av_loadfw() 191 cx18_write_reg_expect(cx, v | 0xb00, CX18_AUDIO_ENABLE, in cx18_av_loadfw() 196 cx18_write_reg_expect(cx, v | 0xb00, CX18_AUDIO_ENABLE, in cx18_av_loadfw()
|
D | cx18-audio.c | 72 cx18_write_reg_expect(cx, u | 0xb00, CX18_AUDIO_ENABLE, in cx18_audio_set_io() 75 cx18_write_reg_expect(cx, v | 0xb00, CX18_AUDIO_ENABLE, in cx18_audio_set_io()
|
D | cx18-gpio.c | 45 cx18_write_reg_expect(cx, dir_lo << 16, in gpio_write() 47 cx18_write_reg_expect(cx, (dir_lo << 16) | val_lo, in gpio_write() 49 cx18_write_reg_expect(cx, dir_hi << 16, in gpio_write() 51 cx18_write_reg_expect(cx, (dir_hi << 16) | val_hi, in gpio_write()
|
D | cx18-io.c | 46 cx18_write_reg_expect(cx, val, SW1_INT_STATUS, ~val, val); in cx18_sw1_irq_enable() 59 cx18_write_reg_expect(cx, val, SW2_INT_STATUS, ~val, val); in cx18_sw2_irq_enable()
|
D | cx18-io.h | 147 static inline void cx18_write_reg_expect(struct cx18 *cx, u32 val, u32 reg, in cx18_write_reg_expect() function
|
D | cx18-mailbox.c | 412 cx18_write_reg_expect(cx, ack_irq, SW2_INT_SET, ack_irq, ack_irq); in mb_ack_irq() 672 cx18_write_reg_expect(cx, irq, SW1_INT_SET, irq, irq); in cx18_api_call()
|
D | cx18-av-core.c | 34 cx18_write_reg_expect(cx, x, reg, in cx18_av_write_expect() 48 cx18_write_reg_expect(cx, value, 0xc40000 + addr, eval, mask); in cx18_av_write4_expect()
|
D | cx18-dvb.c | 584 cx18_write_reg_expect(cx, in dvb_register()
|