Home
last modified time | relevance | path

Searched refs:read_status_mask (Results 1 – 25 of 65) sorted by relevance

123

/drivers/tty/serial/
Dmpc52xx_uart.c170 port->read_status_mask |= MPC52xx_PSC_IMR_IPC; in mpc52xx_psc_enable_ms()
171 out_be16(&psc->mpc52xx_psc_imr, port->read_status_mask); in mpc52xx_psc_enable_ms()
202 port->read_status_mask |= MPC52xx_PSC_IMR_RXRDY | MPC52xx_PSC_IMR_TXRDY; in mpc52xx_psc_fifo_init()
203 out_be16(&psc->mpc52xx_psc_imr, port->read_status_mask); in mpc52xx_psc_fifo_init()
222 & port->read_status_mask in mpc52xx_psc_rx_rdy()
229 & port->read_status_mask in mpc52xx_psc_tx_rdy()
242 port->read_status_mask |= MPC52xx_PSC_IMR_TXRDY; in mpc52xx_psc_start_tx()
243 out_be16(&PSC(port)->mpc52xx_psc_imr, port->read_status_mask); in mpc52xx_psc_start_tx()
248 port->read_status_mask &= ~MPC52xx_PSC_IMR_TXRDY; in mpc52xx_psc_stop_tx()
249 out_be16(&PSC(port)->mpc52xx_psc_imr, port->read_status_mask); in mpc52xx_psc_stop_tx()
[all …]
Dsa1100.c137 sport->port.read_status_mask &= ~UTSR0_TO_SM(UTSR0_TFS); in sa1100_stop_tx()
150 sport->port.read_status_mask |= UTSR0_TO_SM(UTSR0_TFS); in sa1100_start_tx()
206 status &= sport->port.read_status_mask; in sa1100_rx_chars()
279 status &= SM_TO_UTSR0(sport->port.read_status_mask) | ~UTSR0_TFS; in sa1100_int()
303 status &= SM_TO_UTSR0(sport->port.read_status_mask) | in sa1100_int()
455 sport->port.read_status_mask &= UTSR0_TO_SM(UTSR0_TFS); in sa1100_set_termios()
456 sport->port.read_status_mask |= UTSR1_TO_SM(UTSR1_ROR); in sa1100_set_termios()
458 sport->port.read_status_mask |= in sa1100_set_termios()
461 sport->port.read_status_mask |= in sa1100_set_termios()
Dbcm63xx_uart.c279 cstat &= port->read_status_mask; in bcm_uart_do_rx()
563 port->read_status_mask = UART_FIFO_VALID_MASK; in bcm_uart_set_termios()
565 port->read_status_mask |= UART_FIFO_FRAMEERR_MASK; in bcm_uart_set_termios()
566 port->read_status_mask |= UART_FIFO_PARERR_MASK; in bcm_uart_set_termios()
569 port->read_status_mask |= UART_FIFO_BRKDET_MASK; in bcm_uart_set_termios()
Dxilinx_uartps.c245 port->read_status_mask |= CDNS_UART_IXR_BRK; in cdns_uart_handle_rx()
257 isrstatus &= port->read_status_mask; in cdns_uart_handle_rx()
259 status_mask = port->read_status_mask; in cdns_uart_handle_rx()
263 (port->read_status_mask & CDNS_UART_IXR_BRK)) { in cdns_uart_handle_rx()
264 port->read_status_mask &= ~CDNS_UART_IXR_BRK; in cdns_uart_handle_rx()
378 isrstatus &= port->read_status_mask; in cdns_uart_isr()
744 port->read_status_mask = CDNS_UART_IXR_TXEMPTY | CDNS_UART_IXR_RXTRIG | in cdns_uart_set_termios()
749 port->read_status_mask |= CDNS_UART_IXR_PARITY | in cdns_uart_set_termios()
D21285.c137 rxs &= port->read_status_mask; in serial21285_rx_chars()
306 port->read_status_mask = RXSTAT_OVERRUN; in serial21285_set_termios()
308 port->read_status_mask |= RXSTAT_FRAME | RXSTAT_PARITY; in serial21285_set_termios()
Dvr41xx_siu.c261 port->read_status_mask &= ~UART_LSR_DR; in siu_stop_rx()
331 lsr &= port->read_status_mask; in receive_chars()
542 port->read_status_mask = UART_LSR_THRE | UART_LSR_OE | UART_LSR_DR; in siu_set_termios()
544 port->read_status_mask |= UART_LSR_FE | UART_LSR_PE; in siu_set_termios()
546 port->read_status_mask |= UART_LSR_BI; in siu_set_termios()
Dpxa.c86 up->port.read_status_mask &= ~UART_LSR_DR; in serial_pxa_stop_rx()
136 *status &= up->port.read_status_mask; in receive_chars()
486 up->port.read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR; in serial_pxa_set_termios()
488 up->port.read_status_mask |= UART_LSR_FE | UART_LSR_PE; in serial_pxa_set_termios()
490 up->port.read_status_mask |= UART_LSR_BI; in serial_pxa_set_termios()
Defm32-uart.c221 rxdata &= port->read_status_mask; in efm32_uart_rx_chars()
399 port->read_status_mask = UARTn_RXDATAX_RXDATA__MASK; in efm32_uart_set_termios()
401 port->read_status_mask |= in efm32_uart_set_termios()
404 port->read_status_mask |= SW_UARTn_RXDATAX_BERR; in efm32_uart_set_termios()
Dpnx8xxx_uart.c212 status &= sport->port.read_status_mask; in pnx8xxx_rx_chars()
473 sport->port.read_status_mask = ISTAT_TO_SM(PNX8XXX_UART_INT_RXOVRN) | in pnx8xxx_set_termios()
477 sport->port.read_status_mask |= in pnx8xxx_set_termios()
481 sport->port.read_status_mask |= in pnx8xxx_set_termios()
Ddz.c224 status &= uport->read_status_mask; in dz_receive_chars()
617 dport->port.read_status_mask = DZ_OERR; in dz_set_termios()
619 dport->port.read_status_mask |= DZ_FERR | DZ_PERR; in dz_set_termios()
621 dport->port.read_status_mask |= DZ_BREAK; in dz_set_termios()
Dsunsab.c201 stat->sreg.isr0 &= (up->port.read_status_mask & 0xff); in receive_chars()
202 stat->sreg.isr1 &= ((up->port.read_status_mask >> 8) & 0xff); in receive_chars()
729 up->port.read_status_mask = (SAB82532_ISR0_TCD | SAB82532_ISR0_TIME | in sunsab_convert_to_sab()
732 up->port.read_status_mask |= (SAB82532_ISR1_CSC | in sunsab_convert_to_sab()
736 up->port.read_status_mask |= (SAB82532_ISR0_PERR | in sunsab_convert_to_sab()
739 up->port.read_status_mask |= (SAB82532_ISR1_BRK << 8); in sunsab_convert_to_sab()
Dclps711x.c120 status &= port->read_status_mask; in uart_clps711x_int_rx()
297 port->read_status_mask = UARTDR_OVERR; in uart_clps711x_set_termios()
299 port->read_status_mask |= UARTDR_PARERR | UARTDR_FRMERR; in uart_clps711x_set_termios()
Dapbuart.c102 rsr &= port->read_status_mask; in apbuart_rx_chars()
264 port->read_status_mask = UART_STATUS_OE; in apbuart_set_termios()
266 port->read_status_mask |= UART_STATUS_FE | UART_STATUS_PE; in apbuart_set_termios()
Ddigicolor-usart.c159 status &= port->read_status_mask; in digicolor_uart_rx()
327 port->read_status_mask = UA_STATUS_OVERRUN_ERR; in digicolor_uart_set_termios()
329 port->read_status_mask |= UA_STATUS_PARITY_ERR in digicolor_uart_set_termios()
Dmax310x.c658 if (port->read_status_mask == MAX310X_LSR_RXOVR_BIT) { in max310x_handle_rx()
675 sts &= port->read_status_mask; in max310x_handle_rx()
723 sts &= port->read_status_mask; in max310x_handle_rx()
937 port->read_status_mask = MAX310X_LSR_RXOVR_BIT; in max310x_set_termios()
939 port->read_status_mask |= MAX310X_LSR_RXPAR_BIT | in max310x_set_termios()
942 port->read_status_mask |= MAX310X_LSR_RXBRK_BIT; in max310x_set_termios()
Damba-pl010.c144 rsr &= uap->port.read_status_mask; in pl010_rx_chars()
423 uap->port.read_status_mask = UART01x_RSR_OE; in pl010_set_termios()
425 uap->port.read_status_mask |= UART01x_RSR_FE | UART01x_RSR_PE; in pl010_set_termios()
427 uap->port.read_status_mask |= UART01x_RSR_BE; in pl010_set_termios()
Dst-asc.c336 c &= port->read_status_mask; in asc_receive_chars()
602 ascport->port.read_status_mask = ASC_RXBUF_DUMMY_OE; in asc_set_termios()
604 ascport->port.read_status_mask |= ASC_RXBUF_FE | ASC_RXBUF_PE; in asc_set_termios()
606 ascport->port.read_status_mask |= ASC_RXBUF_DUMMY_BE; in asc_set_termios()
Dsb1250-duart.c363 status &= uport->read_status_mask; in sbd_receive_chars()
586 uport->read_status_mask = M_DUART_OVRUN_ERR; in sbd_set_termios()
588 uport->read_status_mask |= M_DUART_FRM_ERR | in sbd_set_termios()
591 uport->read_status_mask |= M_DUART_RCVD_BRK; in sbd_set_termios()
Duartlite.c153 stat &= port->read_status_mask; in ulite_receive()
310 port->read_status_mask = ULITE_STATUS_RXVALID | ULITE_STATUS_OVERRUN in ulite_set_termios()
314 port->read_status_mask |= in ulite_set_termios()
Dmilbeaut_usio.c178 status &= port->read_status_mask; in mlb_usio_rx_chars()
343 port->read_status_mask = MLB_USIO_SSR_ORE | MLB_USIO_SSR_RDRF | in mlb_usio_set_termios()
346 port->read_status_mask |= MLB_USIO_SSR_FRE | MLB_USIO_SSR_PE; in mlb_usio_set_termios()
Dvt8500_serial.c172 c &= ~port->read_status_mask; in handle_rx()
412 port->read_status_mask = 0; in vt8500_set_termios()
414 port->read_status_mask = FER | PER; in vt8500_set_termios()
Dserial_txx9.c236 up->port.read_status_mask &= ~TXX9_SIDISR_RDIS; in serial_txx9_stop_rx()
315 disr &= up->port.read_status_mask; in receive_chars()
684 up->port.read_status_mask = TXX9_SIDISR_UOER | in serial_txx9_set_termios()
687 up->port.read_status_mask |= TXX9_SIDISR_UFER | TXX9_SIDISR_UPER; in serial_txx9_set_termios()
689 up->port.read_status_mask |= TXX9_SIDISR_UBRK; in serial_txx9_set_termios()
Ducc_uart.c544 status &= port->read_status_mask; in qe_uart_int_rx()
918 port->read_status_mask = BD_SC_EMPTY | BD_SC_OV; in qe_uart_set_termios()
920 port->read_status_mask |= BD_SC_FR | BD_SC_PR; in qe_uart_set_termios()
922 port->read_status_mask |= BD_SC_BR; in qe_uart_set_termios()
943 port->read_status_mask &= ~BD_SC_EMPTY; in qe_uart_set_termios()
/drivers/mmc/core/
Dsdio_uart.c76 unsigned int read_status_mask; member
300 port->read_status_mask = UART_LSR_OE | UART_LSR_THRE | UART_LSR_DR; in sdio_uart_change_speed()
302 port->read_status_mask |= UART_LSR_FE | UART_LSR_PE; in sdio_uart_change_speed()
304 port->read_status_mask |= UART_LSR_BI; in sdio_uart_change_speed()
366 port->read_status_mask &= ~UART_LSR_DR; in sdio_uart_stop_rx()
399 *status &= port->read_status_mask; in sdio_uart_receive_chars()
/drivers/tty/
Damiserial.c93 int read_status_mask; member
270 status &= info->read_status_mask; in receive_chars()
695 info->read_status_mask = UART_LSR_OE | UART_LSR_DR; in change_speed()
697 info->read_status_mask |= UART_LSR_FE | UART_LSR_PE; in change_speed()
699 info->read_status_mask |= UART_LSR_BI; in change_speed()
1273 state->read_status_mask &= ~UART_LSR_DR; in rs_close()

123