Home
last modified time | relevance | path

Searched refs:RATE_36M (Results 1 – 20 of 20) sorted by relevance

/drivers/staging/vt6656/
Dchannel.c38 { .bitrate = 360, .hw_value = RATE_36M },
49 { .bitrate = 360, .hw_value = RATE_36M },
Ddevice.h50 #define RATE_36M 9 macro
/drivers/staging/vt6655/
Dchannel.c25 { .bitrate = 360, .hw_value = RATE_36M },
36 { .bitrate = 360, .hw_value = RATE_36M },
Ddevice_main.c825 {RATE_36M, RATE_36M, RATE_24M, RATE_18M, RATE_18M},
826 {RATE_48M, RATE_48M, RATE_36M, RATE_24M, RATE_24M},
827 {RATE_54M, RATE_54M, RATE_48M, RATE_36M, RATE_36M}
833 {RATE_36M, RATE_36M, RATE_24M, RATE_12M, RATE_12M},
835 {RATE_54M, RATE_54M, RATE_36M, RATE_18M, RATE_18M}
Ddevice.h48 #define RATE_36M 9 macro
Dcard.c125 case RATE_36M: in s_vCalculateOFDMRParameter()
679 RATE_36M), in CARDvSetRSPINF()
Drxtx.c65 {RATE_12M, RATE_18M, RATE_24M, RATE_36M, RATE_48M}, /* fallback_rate0 */
66 {RATE_12M, RATE_12M, RATE_18M, RATE_24M, RATE_36M}, /* fallback_rate1 */
70 {RATE_12M, RATE_18M, RATE_24M, RATE_24M, RATE_36M}, /* fallback_rate0 */
Dbaseband.c1855 case RATE_36M: in vnt_get_phy_field()
Drf.c797 case RATE_36M: in RFbSetPower()
/drivers/staging/rtl8188eu/include/
Dhal_com.h57 #define RATE_36M BIT(9) macro
/drivers/staging/rtl8188eu/hal/
Dhal_com.c159 *rate_cfg |= RATE_36M; in hal_set_brate_cfg()
/drivers/net/wireless/realtek/rtlwifi/rtl8192de/
Dreg.h427 #define RATE_36M BIT(9) macro
/drivers/staging/rtl8723bs/include/
Dhal_com_reg.h686 #define RATE_36M BIT(9) macro
/drivers/staging/rtl8723bs/hal/
Dhal_com.c736 *pBrateCfg |= RATE_36M; in HalSetBrateCfg()
/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/
Dreg.h467 #define RATE_36M BIT(9) macro
/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/
Dreg.h405 #define RATE_36M BIT(9) macro
/drivers/net/wireless/realtek/rtlwifi/rtl8188ee/
Dreg.h455 #define RATE_36M BIT(9) macro
/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/
Dreg.h420 #define RATE_36M BIT(9) macro
/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
Dreg.h478 #define RATE_36M BIT(9) macro
/drivers/net/wireless/realtek/rtlwifi/rtl8723be/
Dreg.h466 #define RATE_36M BIT(9) macro