Home
last modified time | relevance | path

Searched refs:clock_rate (Results 1 – 25 of 38) sorted by relevance

12

/drivers/clk/mxs/
Dclk-ssp.c24 u32 clock_divide, clock_rate; in mxs_ssp_set_clk_rate() local
30 clock_rate = DIV_ROUND_UP(ssp_clk, rate * clock_divide); in mxs_ssp_set_clk_rate()
31 clock_rate = (clock_rate > 0) ? clock_rate - 1 : 0; in mxs_ssp_set_clk_rate()
32 if (clock_rate <= 255) in mxs_ssp_set_clk_rate()
42 ssp_sck = ssp_clk / clock_divide / (1 + clock_rate); in mxs_ssp_set_clk_rate()
47 val |= BF_SSP(clock_rate, TIMING_CLOCK_RATE); in mxs_ssp_set_clk_rate()
54 __func__, clock_divide, clock_rate, ssp_clk, ssp_sck, rate); in mxs_ssp_set_clk_rate()
/drivers/media/platform/qcom/camss/
Dcamss.c38 .clock_rate = { { 0 },
50 .clock_rate = { { 0 },
65 .clock_rate = { { 0 },
82 .clock_rate = { { 0 },
112 .clock_rate = { { 0 },
133 .clock_rate = { { 0 },
145 .clock_rate = { { 0 },
157 .clock_rate = { { 0 },
172 .clock_rate = { { 0 },
189 .clock_rate = { { 0 },
[all …]
Dcamss.h47 u32 clock_rate[CAMSS_RES_MAX][CAMSS_RES_MAX]; member
Dcamss-csiphy.c625 while (res->clock_rate[i][clock->nfreqs]) in msm_csiphy_subdev_init()
641 clock->freq[j] = res->clock_rate[i][j]; in msm_csiphy_subdev_init()
/drivers/clocksource/
Dsamsung_pwm_timer.c262 unsigned long clock_rate; in samsung_clockevent_init() local
270 clock_rate = pclk / (pwm.tscaler_div * pwm.tdiv); in samsung_clockevent_init()
271 pwm.clock_count_per_tick = clock_rate / HZ; in samsung_clockevent_init()
275 clock_rate, 1, pwm.tcnt_max); in samsung_clockevent_init()
332 unsigned long clock_rate; in samsung_clocksource_init() local
339 clock_rate = pclk / (pwm.tscaler_div * pwm.tdiv); in samsung_clocksource_init()
350 pwm.variant.bits, clock_rate); in samsung_clocksource_init()
353 return clocksource_register_hz(&samsung_clocksource, clock_rate); in samsung_clocksource_init()
/drivers/mfd/
Dhtc-pasic3.c162 if (pdata && pdata->clock_rate) { in pasic3_probe()
163 ds1wm_pdata.clock_rate = pdata->clock_rate; in pasic3_probe()
Dti_am335x_tscadc.c133 int clock_rate; in ti_tscadc_probe() local
218 clock_rate = clk_get_rate(clk); in ti_tscadc_probe()
219 tscadc->clk_div = clock_rate / ADC_CLK; in ti_tscadc_probe()
Ddb8500-prcmu.c1434 static unsigned long clock_rate(u8 clock) in clock_rate() function
1523 return pll_rate(PRCM_PLLDSI_FREQ, clock_rate(PRCMU_HDMICLK), in dsiclk_rate()
1536 return clock_rate(PRCMU_TVCLK) / max((u32)1, div); in dsiescclk_rate()
1542 return clock_rate(clock); in prcmu_clock_rate()
1557 return pll_rate(PRCM_PLLDSI_FREQ, clock_rate(PRCMU_HDMICLK), in prcmu_clock_rate()
1675 src_rate = clock_rate(PRCMU_HDMICLK); in round_plldsi_rate()
1711 src_rate = pll_rate(PRCM_PLLDSI_FREQ, clock_rate(PRCMU_HDMICLK), in round_dsiclk_rate()
1725 src_rate = clock_rate(PRCMU_TVCLK); in round_dsiescclk_rate()
1835 src_rate = clock_rate(PRCMU_HDMICLK); in set_plldsi_rate()
1880 clock_rate(PRCMU_HDMICLK), PLL_RAW), rate); in set_dsiclk_rate()
[all …]
Dasic3.c912 if (pdata->clock_rate) { in asic3_mfd_probe()
913 ds1wm_pdata.clock_rate = pdata->clock_rate; in asic3_mfd_probe()
/drivers/char/hw_random/
Dcavium-rng-vf.c34 u64 clock_rate; member
110 cur_err = (cycles * 1000000000) / rng->clock_rate; /* In nanosec */ in check_rng_health()
197 rng->clock_rate = rng_get_coprocessor_clkrate(); in cavium_map_pf_regs()
/drivers/net/ethernet/marvell/octeontx2/af/
Dptp.c129 comp = ((u64)1000000000ull << 32) / ptp->clock_rate; in ptp_adjfine()
178 ptp->clock_rate = get_clock_rate(); in ptp_probe()
185 clock_comp = ((u64)1000000000ull << 32) / ptp->clock_rate; in ptp_probe()
Dptp.h17 u32 clock_rate; member
/drivers/net/ethernet/cavium/common/
Dcavium_ptp.c122 comp = ((u64)1000000000ull << 32) / clock->clock_rate; in cavium_ptp_adjfine()
259 clock->clock_rate = ptp_cavium_clock_get(); in cavium_ptp_probe()
279 clock_comp = ((u64)1000000000ull << 32) / clock->clock_rate; in cavium_ptp_probe()
Dcavium_ptp.h21 u32 clock_rate; member
/drivers/w1/masters/
Dds1wm.c317 divisor = ds1wm_find_divisor(plat->clock_rate); in ds1wm_up()
319 divisor, plat->clock_rate); in ds1wm_up()
322 plat->clock_rate); in ds1wm_up()
603 plat->clock_rate, in ds1wm_probe()
/drivers/net/wan/lmc/
Dlmc_media.c601 if (ctl->clock_rate != sc->ictl.clock_rate) in lmc_ssi_set_status()
648 ictl->clock_rate = 1500000; in lmc_ssi_set_speed()
649 av->f = ictl->clock_rate; in lmc_ssi_set_speed()
665 ictl->clock_rate = av->f; /* really, this is the rate we are */ in lmc_ssi_set_speed()
841 LMC_PRINTF_ARGS, sc->ictl.clock_rate, n, m, v, x, r); in write_av9110()
/drivers/net/wan/
Dixp4xx_hss.c264 unsigned int clock_type, clock_rate, loopback; member
1267 new_line.clock_rate = port->clock_rate; in hss_hdlc_ioctl()
1293 new_line.clock_rate, in hss_hdlc_ioctl()
1294 &port->clock_rate, &port->clock_reg); in hss_hdlc_ioctl()
1296 port->clock_rate = 0; in hss_hdlc_ioctl()
1357 port->clock_rate = 0; in hss_init_one()
Dhd64572.c375 if (port->settings.clock_rate > 0) { in sca_set_port()
382 tmc = CLOCK_BASE / brv / port->settings.clock_rate; in sca_set_port()
392 port->settings.clock_rate = CLOCK_BASE / brv / tmc; in sca_set_port()
396 port->settings.clock_rate = CLOCK_BASE / (256 * 512); in sca_set_port()
Dhd64570.c412 if (port->settings.clock_rate > 0) { in sca_set_port()
419 tmc = CLOCK_BASE / brv / port->settings.clock_rate; in sca_set_port()
429 port->settings.clock_rate = CLOCK_BASE / brv / tmc; in sca_set_port()
433 port->settings.clock_rate = CLOCK_BASE / (256 * 512); in sca_set_port()
/drivers/video/fbdev/
Dgbefb.c446 int clock_rate; member
478 pixclock = (1000000 / gbe_pll->clock_rate) * in compute_gbe_timing()
488 gbe_pll->fvco_min / gbe_pll->clock_rate && in compute_gbe_timing()
490 gbe_pll->fvco_max / gbe_pll->clock_rate) { in compute_gbe_timing()
501 pixclock = (1000000 / gbe_pll->clock_rate) * in compute_gbe_timing()
511 timing->cfreq = gbe_pll->clock_rate * 1000 * timing->pll_m / in compute_gbe_timing()
/drivers/iio/adc/
Dmeson_saradc.c253 unsigned long clock_rate; member
899 ret = clk_set_rate(priv->adc_clk, priv->param->clock_rate); in meson_sar_adc_init()
1073 .clock_rate = 1150000,
1084 .clock_rate = 1150000,
1095 .clock_rate = 1200000,
1103 .clock_rate = 1200000,
/drivers/firmware/
Dpcdp.h49 u32 clock_rate; member
/drivers/input/rmi4/
Drmi_f54.c96 u16 clock_rate; member
636 f54->clock_rate = buf[3] | (buf[4] << 8); in rmi_f54_detect()
646 f54->clock_rate); in rmi_f54_detect()
/drivers/mmc/host/
Dmmc_spi.c791 u32 clock_rate; in mmc_spi_data_do() local
799 clock_rate = t->speed_hz; in mmc_spi_data_do()
801 clock_rate = spi->max_speed_hz; in mmc_spi_data_do()
804 data->timeout_clks * 1000000 / clock_rate; in mmc_spi_data_do()
/drivers/media/i2c/
Dmax2175.c630 s32 clock_rate = ctx->xtal_freq / ctx->decim_ratio; in max2175_set_nco_freq() local
635 if (abs_nco_freq < clock_rate / 2) { in max2175_set_nco_freq()
638 nco_val_desired = 2LL * (clock_rate - abs_nco_freq); in max2175_set_nco_freq()
643 nco_reg = max2175_round_closest(nco_val_desired << 20, clock_rate); in max2175_set_nco_freq()

12