Home
last modified time | relevance | path

Searched refs:max_divider (Results 1 – 3 of 3) sorted by relevance

/drivers/clk/ti/
Ddpll.c403 .max_divider = 128, in of_ti_omap3_dpll_setup()
428 .max_divider = 128, in of_ti_omap3_core_dpll_setup()
447 .max_divider = 128, in of_ti_omap3_per_dpll_setup()
467 .max_divider = 128, in of_ti_omap3_per_jtype_dpll_setup()
490 .max_divider = 128, in of_ti_omap4_dpll_setup()
509 .max_divider = 128, in of_ti_omap5_mpu_dpll_setup()
530 .max_divider = 128, in of_ti_omap4_core_dpll_setup()
551 .max_divider = 128, in of_ti_omap4_m4xen_dpll_setup()
572 .max_divider = 256, in of_ti_omap4_jtype_dpll_setup()
593 .max_divider = 128, in of_ti_am3_no_gate_dpll_setup()
[all …]
Dclkt_dpll.c94 dd->max_divider = n; in _dpll_test_fint()
314 for (n = dd->min_divider; n <= dd->max_divider; n++) { in omap2_dpll_round_rate()
/drivers/tty/serial/
Dserial-tegra.c1283 int max_divider = (tup->cdata->support_clk_src_div) ? 0x7FFF : 0xFFFF; in tegra_uart_set_termios() local
1286 max_divider *= 16; in tegra_uart_set_termios()
1354 parent_clk_rate/max_divider, in tegra_uart_set_termios()