Home
last modified time | relevance | path

Searched refs:fclk (Results 1 – 14 of 14) sorted by relevance

/arch/h8300/boot/dts/
Dedosk2674.dts38 fclk: fclk { label
75 clocks = <&fclk>;
83 clocks = <&fclk>;
91 clocks = <&fclk>;
98 clocks = <&fclk>;
105 clocks = <&fclk>;
Dh8300h_sim.dts31 fclk: fclk { label
69 clocks = <&fclk>;
78 clocks = <&fclk>;
86 clocks = <&fclk>;
94 clocks = <&fclk>;
Dh8s_sim.dts37 fclk: fclk { label
74 clocks = <&fclk>;
82 clocks = <&fclk>;
90 clocks = <&fclk>;
97 clocks = <&fclk>;
/arch/sh/drivers/pci/
Dpcie-sh7786.c26 struct clk *fclk, phy_clk; member
225 port->fclk = clk_get(NULL, fclk_name); in pcie_clk_init()
226 if (IS_ERR(port->fclk)) { in pcie_clk_init()
227 ret = PTR_ERR(port->fclk); in pcie_clk_init()
231 clk_enable(port->fclk); in pcie_clk_init()
251 clk_disable(port->fclk); in pcie_clk_init()
252 clk_put(port->fclk); in pcie_clk_init()
/arch/arm64/boot/dts/ti/
Dk3-am64-mcu.dtsi16 clock-names = "fclk";
26 clock-names = "fclk";
Dk3-j7200-main.dtsi321 clock-names = "fclk";
332 clock-names = "fclk";
343 clock-names = "fclk";
354 clock-names = "fclk";
365 clock-names = "fclk";
376 clock-names = "fclk";
387 clock-names = "fclk";
398 clock-names = "fclk";
409 clock-names = "fclk";
420 clock-names = "fclk";
Dk3-am64-main.dtsi239 clock-names = "fclk";
250 clock-names = "fclk";
261 clock-names = "fclk";
272 clock-names = "fclk";
283 clock-names = "fclk";
294 clock-names = "fclk";
305 clock-names = "fclk";
Dk3-j721e-main.dtsi799 clock-names = "fclk";
810 clock-names = "fclk";
821 clock-names = "fclk";
832 clock-names = "fclk";
843 clock-names = "fclk";
854 clock-names = "fclk";
865 clock-names = "fclk";
876 clock-names = "fclk";
887 clock-names = "fclk";
898 clock-names = "fclk";
Dk3-j721e-mcu-wakeup.dtsi81 clock-names = "fclk";
92 clock-names = "fclk";
Dk3-j7200-mcu-wakeup.dtsi108 clock-names = "fclk";
119 clock-names = "fclk";
/arch/arm/mach-omap2/
Dprm3xxx.c229 u32 wkst, fclk, iclk, clken; in omap3xxx_prm_clear_mod_irqs() local
242 fclk = omap2_cm_read_mod_reg(module, fclk_off); in omap3xxx_prm_clear_mod_irqs()
259 omap2_cm_write_mod_reg(fclk, module, fclk_off); in omap3xxx_prm_clear_mod_irqs()
/arch/arm/boot/dts/
Dzynq-parallella.dts35 fclk-enable = <0xf>;
Dzynq-ebaz4205.dts29 fclk-enable = <8>;
Dzynq-7000.dtsi305 fclk-enable = <0>;