| /drivers/crypto/qat/qat_common/ |
| D | adf_admin.c | 154 const unsigned long ae_mask) in adf_send_admin() argument
158 for_each_set_bit(ae, &ae_mask, ICP_QAT_HW_AE_DELIMITER) in adf_send_admin()
171 u32 ae_mask = hw_device->ae_mask; in adf_init_ae() local
177 return adf_send_admin(accel_dev, &req, &resp, ae_mask); in adf_init_ae()
185 u32 ae_mask = hw_device->admin_ae_mask ?: hw_device->ae_mask; in adf_set_fw_constants() local
194 return adf_send_admin(accel_dev, &req, &resp, ae_mask); in adf_set_fw_constants()
|
| D | qat_hal.c | 380 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_check_ae_alive() local
385 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_hal_check_ae_alive()
419 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_reset_timestamp() local
430 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_hal_reset_timestamp()
478 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_clr_reset() local
501 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_hal_clr_reset()
607 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_clear_xfer() local
611 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_hal_clear_xfer()
623 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_hal_clear_gpr() local
631 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_hal_clear_gpr()
[all …]
|
| D | qat_uclo.c | 375 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_uclo_init_ustore() local
389 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_uclo_init_ustore()
414 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_uclo_init_memory() local
428 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_uclo_init_memory()
659 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_uclo_map_ae() local
662 for_each_set_bit(ae, &ae_mask, max_ae) { in qat_uclo_map_ae()
859 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_uclo_init_globals() local
872 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_uclo_init_globals()
943 unsigned long ae_mask = handle->hal_handle->ae_mask; in qat_uclo_set_ae_mode() local
948 for_each_set_bit(ae, &ae_mask, handle->hal_handle->ae_max_num) { in qat_uclo_set_ae_mode()
[all …]
|
| D | adf_accel_engine.c | 18 u32 ae_mask; in adf_ae_fw_load_images() local
26 ae_mask = hw_device->uof_get_ae_mask(i); in adf_ae_fw_load_images()
28 if (qat_uclo_set_cfg_ae_mask(loader, ae_mask)) { in adf_ae_fw_load_images()
147 if (hw_data->ae_mask & (1 << ae)) { in adf_ae_stop()
|
| D | adf_hw_arbiter.c | 22 unsigned long ae_mask = hw_data->ae_mask; in adf_init_arb() local
41 for_each_set_bit(i, &ae_mask, hw_data->num_engines) in adf_init_arb()
|
| D | icp_qat_uclo.h | 411 unsigned int ae_mask; member
437 unsigned int ae_mask; member
482 unsigned int ae_mask; member
|
| D | icp_qat_fw_loader_handle.h | 17 unsigned int ae_mask; member
|
| D | adf_accel_devices.h | 189 u32 ae_mask; member
|
| /drivers/crypto/qat/qat_c3xxx/ |
| D | adf_c3xxx_hw_data.c | 69 if (!self || !self->ae_mask) in get_num_aes()
73 if (self->ae_mask & (1 << i)) in get_num_aes()
119 unsigned long ae_mask = hw_device->ae_mask; in adf_enable_error_correction() local
124 for_each_set_bit(i, &ae_mask, GET_MAX_ACCELENGINES(accel_dev)) { in adf_enable_error_correction()
|
| D | adf_drv.c | 134 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
137 if (!hw_data->accel_mask || !hw_data->ae_mask || in adf_probe()
138 ((~hw_data->ae_mask) & 0x01)) { in adf_probe()
|
| /drivers/crypto/qat/qat_c62x/ |
| D | adf_c62x_hw_data.c | 69 if (!self || !self->ae_mask) in get_num_aes()
73 if (self->ae_mask & (1 << i)) in get_num_aes()
121 unsigned long ae_mask = hw_device->ae_mask; in adf_enable_error_correction() local
126 for_each_set_bit(i, &ae_mask, GET_MAX_ACCELENGINES(accel_dev)) { in adf_enable_error_correction()
|
| D | adf_drv.c | 134 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
137 if (!hw_data->accel_mask || !hw_data->ae_mask || in adf_probe()
138 ((~hw_data->ae_mask) & 0x01)) { in adf_probe()
|
| /drivers/crypto/qat/qat_dh895xcc/ |
| D | adf_dh895xcc_hw_data.c | 56 if (!self || !self->ae_mask) in get_num_aes()
60 if (self->ae_mask & (1 << i)) in get_num_aes()
148 unsigned long ae_mask = hw_device->ae_mask; in adf_enable_error_correction() local
153 for_each_set_bit(i, &ae_mask, GET_MAX_ACCELENGINES(accel_dev)) { in adf_enable_error_correction()
|
| D | adf_drv.c | 132 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
135 if (!hw_data->accel_mask || !hw_data->ae_mask || in adf_probe()
136 ((~hw_data->ae_mask) & 0x01)) { in adf_probe()
|
| /drivers/crypto/qat/qat_4xxx/ |
| D | adf_4xxx_hw_data.c | 12 u32 ae_mask; member
54 if (!self || !self->ae_mask) in get_num_aes()
57 return hweight32(self->ae_mask); in get_num_aes()
211 return adf_4xxx_fw_config[obj_num].ae_mask; in uof_get_ae_mask()
|
| D | adf_drv.c | 195 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
198 if (!hw_data->accel_mask || !hw_data->ae_mask || in adf_probe()
199 (~hw_data->ae_mask & 0x01)) { in adf_probe()
|
| /drivers/crypto/qat/qat_dh895xccvf/ |
| D | adf_drv.c | 123 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
|
| /drivers/crypto/qat/qat_c62xvf/ |
| D | adf_drv.c | 123 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
|
| /drivers/crypto/qat/qat_c3xxxvf/ |
| D | adf_drv.c | 123 hw_data->ae_mask = hw_data->get_ae_mask(hw_data); in adf_probe()
|
| /drivers/scsi/aic94xx/ |
| D | aic94xx_sds.c | 391 __le32 ae_mask; member
|