Home
last modified time | relevance | path

Searched refs:ch (Results 1 – 25 of 643) sorted by relevance

12345678910>>...26

/drivers/tty/serial/jsm/
Djsm_neo.c35 static void neo_set_cts_flow_control(struct jsm_channel *ch) in neo_set_cts_flow_control() argument
38 ier = readb(&ch->ch_neo_uart->ier); in neo_set_cts_flow_control()
39 efr = readb(&ch->ch_neo_uart->efr); in neo_set_cts_flow_control()
41 jsm_dbg(PARAM, &ch->ch_bd->pci_dev, "Setting CTSFLOW\n"); in neo_set_cts_flow_control()
51 writeb(0, &ch->ch_neo_uart->efr); in neo_set_cts_flow_control()
54 writeb(efr, &ch->ch_neo_uart->efr); in neo_set_cts_flow_control()
57 writeb((UART_17158_FCTR_TRGD | UART_17158_FCTR_RTS_4DELAY), &ch->ch_neo_uart->fctr); in neo_set_cts_flow_control()
60 writeb(8, &ch->ch_neo_uart->tfifo); in neo_set_cts_flow_control()
61 ch->ch_t_tlevel = 8; in neo_set_cts_flow_control()
63 writeb(ier, &ch->ch_neo_uart->ier); in neo_set_cts_flow_control()
[all …]
Djsm_cls.c52 static void cls_set_cts_flow_control(struct jsm_channel *ch) in cls_set_cts_flow_control() argument
54 u8 lcrb = readb(&ch->ch_cls_uart->lcr); in cls_set_cts_flow_control()
55 u8 ier = readb(&ch->ch_cls_uart->ier); in cls_set_cts_flow_control()
62 writeb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr); in cls_set_cts_flow_control()
64 isr_fcr = readb(&ch->ch_cls_uart->isr_fcr); in cls_set_cts_flow_control()
70 writeb(isr_fcr, &ch->ch_cls_uart->isr_fcr); in cls_set_cts_flow_control()
73 writeb(lcrb, &ch->ch_cls_uart->lcr); in cls_set_cts_flow_control()
81 writeb(ier, &ch->ch_cls_uart->ier); in cls_set_cts_flow_control()
84 writeb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr); in cls_set_cts_flow_control()
88 &ch->ch_cls_uart->isr_fcr); in cls_set_cts_flow_control()
[all …]
Djsm_tty.c25 static void jsm_carrier(struct jsm_channel *ch);
27 static inline int jsm_get_mstat(struct jsm_channel *ch) in jsm_get_mstat() argument
32 jsm_dbg(IOCTL, &ch->ch_bd->pci_dev, "start\n"); in jsm_get_mstat()
34 mstat = (ch->ch_mostat | ch->ch_mistat); in jsm_get_mstat()
51 jsm_dbg(IOCTL, &ch->ch_bd->pci_dev, "finish\n"); in jsm_get_mstat()
148 static void jsm_tty_send_xchar(struct uart_port *port, char ch) in jsm_tty_send_xchar() argument
157 if (ch == termios->c_cc[VSTART]) in jsm_tty_send_xchar()
160 if (ch == termios->c_cc[VSTOP]) in jsm_tty_send_xchar()
370 struct jsm_channel *ch; in jsm_tty_init() local
403 ch = brd->channels[0]; in jsm_tty_init()
[all …]
/drivers/misc/sgi-xp/
Dxpc_channel.c27 xpc_process_connect(struct xpc_channel *ch, unsigned long *irq_flags) in xpc_process_connect() argument
31 lockdep_assert_held(&ch->lock); in xpc_process_connect()
33 if (!(ch->flags & XPC_C_OPENREQUEST) || in xpc_process_connect()
34 !(ch->flags & XPC_C_ROPENREQUEST)) { in xpc_process_connect()
38 DBUG_ON(!(ch->flags & XPC_C_CONNECTING)); in xpc_process_connect()
40 if (!(ch->flags & XPC_C_SETUP)) { in xpc_process_connect()
41 spin_unlock_irqrestore(&ch->lock, *irq_flags); in xpc_process_connect()
42 ret = xpc_arch_ops.setup_msg_structures(ch); in xpc_process_connect()
43 spin_lock_irqsave(&ch->lock, *irq_flags); in xpc_process_connect()
46 XPC_DISCONNECT_CHANNEL(ch, ret, irq_flags); in xpc_process_connect()
[all …]
/drivers/isdn/hardware/mISDN/
DmISDNisar.c68 if (isar->ch[0].bch.debug & DEBUG_HW_BFIFO) { in send_mbox()
97 if (isar->ch[0].bch.debug & DEBUG_HW_BFIFO) { in rcv_mbox()
174 u32 saved_debug = isar->ch[0].bch.debug; in load_firmware()
193 isar->ch[0].bch.debug &= ~DEBUG_HW_BFIFO; in load_firmware()
280 isar->ch[0].bch.debug = saved_debug; in load_firmware()
392 isar->ch[0].bch.debug = saved_debug; in load_firmware()
401 deliver_status(struct isar_ch *ch, int status) in deliver_status() argument
403 pr_debug("%s: HL->LL FAXIND %x\n", ch->is->name, status); in deliver_status()
404 _queue_data(&ch->bch.ch, PH_CONTROL_IND, status, 0, NULL, GFP_ATOMIC); in deliver_status()
408 isar_rcv_frame(struct isar_ch *ch) in isar_rcv_frame() argument
[all …]
/drivers/net/wireless/broadcom/brcm80211/brcmutil/
Dd11.c41 static void brcmu_d11n_encchspec(struct brcmu_chan *ch) in brcmu_d11n_encchspec() argument
43 if (ch->bw == BRCMU_CHAN_BW_20) in brcmu_d11n_encchspec()
44 ch->sb = BRCMU_CHAN_SB_NONE; in brcmu_d11n_encchspec()
46 ch->chspec = 0; in brcmu_d11n_encchspec()
47 brcmu_maskset16(&ch->chspec, BRCMU_CHSPEC_CH_MASK, in brcmu_d11n_encchspec()
48 BRCMU_CHSPEC_CH_SHIFT, ch->chnum); in brcmu_d11n_encchspec()
49 brcmu_maskset16(&ch->chspec, BRCMU_CHSPEC_D11N_SB_MASK, in brcmu_d11n_encchspec()
50 0, d11n_sb(ch->sb)); in brcmu_d11n_encchspec()
51 brcmu_maskset16(&ch->chspec, BRCMU_CHSPEC_D11N_BW_MASK, in brcmu_d11n_encchspec()
52 0, d11n_bw(ch->bw)); in brcmu_d11n_encchspec()
[all …]
/drivers/clocksource/
Dsh_cmt.c242 static inline u32 sh_cmt_read_cmstr(struct sh_cmt_channel *ch) in sh_cmt_read_cmstr() argument
244 if (ch->iostart) in sh_cmt_read_cmstr()
245 return ch->cmt->info->read_control(ch->iostart, 0); in sh_cmt_read_cmstr()
247 return ch->cmt->info->read_control(ch->cmt->mapbase, 0); in sh_cmt_read_cmstr()
250 static inline void sh_cmt_write_cmstr(struct sh_cmt_channel *ch, u32 value) in sh_cmt_write_cmstr() argument
252 u32 old_value = sh_cmt_read_cmstr(ch); in sh_cmt_write_cmstr()
255 if (ch->iostart) { in sh_cmt_write_cmstr()
256 ch->cmt->info->write_control(ch->iostart, 0, value); in sh_cmt_write_cmstr()
257 udelay(ch->cmt->reg_delay); in sh_cmt_write_cmstr()
259 ch->cmt->info->write_control(ch->cmt->mapbase, 0, value); in sh_cmt_write_cmstr()
[all …]
Dsh_tmu.c84 static inline unsigned long sh_tmu_read(struct sh_tmu_channel *ch, int reg_nr) in sh_tmu_read() argument
89 switch (ch->tmu->model) { in sh_tmu_read()
91 return ioread8(ch->tmu->mapbase + 2); in sh_tmu_read()
93 return ioread8(ch->tmu->mapbase + 4); in sh_tmu_read()
100 return ioread16(ch->base + offs); in sh_tmu_read()
102 return ioread32(ch->base + offs); in sh_tmu_read()
105 static inline void sh_tmu_write(struct sh_tmu_channel *ch, int reg_nr, in sh_tmu_write() argument
111 switch (ch->tmu->model) { in sh_tmu_write()
113 return iowrite8(value, ch->tmu->mapbase + 2); in sh_tmu_write()
115 return iowrite8(value, ch->tmu->mapbase + 4); in sh_tmu_write()
[all …]
Dsh_mtu2.c156 static inline unsigned long sh_mtu2_read(struct sh_mtu2_channel *ch, int reg_nr) in sh_mtu2_read() argument
161 return ioread8(ch->mtu->mapbase + 0x280); in sh_mtu2_read()
166 return ioread16(ch->base + offs); in sh_mtu2_read()
168 return ioread8(ch->base + offs); in sh_mtu2_read()
171 static inline void sh_mtu2_write(struct sh_mtu2_channel *ch, int reg_nr, in sh_mtu2_write() argument
177 return iowrite8(value, ch->mtu->mapbase + 0x280); in sh_mtu2_write()
182 iowrite16(value, ch->base + offs); in sh_mtu2_write()
184 iowrite8(value, ch->base + offs); in sh_mtu2_write()
187 static void sh_mtu2_start_stop_ch(struct sh_mtu2_channel *ch, int start) in sh_mtu2_start_stop_ch() argument
192 raw_spin_lock_irqsave(&ch->mtu->lock, flags); in sh_mtu2_start_stop_ch()
[all …]
/drivers/gpu/drm/imx/dcss/
Ddcss-dpr.c118 struct dcss_dpr_ch ch[3]; member
121 static void dcss_dpr_write(struct dcss_dpr_ch *ch, u32 val, u32 ofs) in dcss_dpr_write() argument
123 struct dcss_dpr *dpr = ch->dpr; in dcss_dpr_write()
125 dcss_ctxld_write(dpr->ctxld, dpr->ctx_id, val, ch->base_ofs + ofs); in dcss_dpr_write()
130 struct dcss_dpr_ch *ch; in dcss_dpr_ch_init_all() local
134 ch = &dpr->ch[i]; in dcss_dpr_ch_init_all()
136 ch->base_ofs = dpr_base + i * 0x1000; in dcss_dpr_ch_init_all()
138 ch->base_reg = ioremap(ch->base_ofs, SZ_4K); in dcss_dpr_ch_init_all()
139 if (!ch->base_reg) { in dcss_dpr_ch_init_all()
145 ch->dpr = dpr; in dcss_dpr_ch_init_all()
[all …]
Ddcss-scaler.c90 struct dcss_scaler_ch ch[3]; member
287 static void dcss_scaler_write(struct dcss_scaler_ch *ch, u32 val, u32 ofs) in dcss_scaler_write() argument
289 struct dcss_scaler *scl = ch->scl; in dcss_scaler_write()
291 dcss_ctxld_write(scl->ctxld, scl->ctx_id, val, ch->base_ofs + ofs); in dcss_scaler_write()
297 struct dcss_scaler_ch *ch; in dcss_scaler_ch_init_all() local
301 ch = &scl->ch[i]; in dcss_scaler_ch_init_all()
303 ch->base_ofs = scaler_base + i * 0x400; in dcss_scaler_ch_init_all()
305 ch->base_reg = ioremap(ch->base_ofs, SZ_4K); in dcss_scaler_ch_init_all()
306 if (!ch->base_reg) { in dcss_scaler_ch_init_all()
311 ch->scl = scl; in dcss_scaler_ch_init_all()
[all …]
/drivers/scsi/
Dch.c87 #define ch_printk(prefix, ch, fmt, a...) \ argument
88 sdev_prefix_printk(prefix, (ch)->device, (ch)->name, fmt, ##a)
93 ch_printk(KERN_DEBUG, ch, fmt, ##arg); \
98 ch_printk(level, ch, fmt, ##arg); \
186 ch_do_scsi(scsi_changer *ch, unsigned char *cmd, int cmd_len, in ch_do_scsi() argument
198 result = scsi_execute_req(ch->device, cmd, direction, buffer, in ch_do_scsi()
205 scsi_print_sense_hdr(ch->device, ch->name, &sshdr); in ch_do_scsi()
210 ch->unit_attention = 1; in ch_do_scsi()
222 ch_elem_to_typecode(scsi_changer *ch, u_int elem) in ch_elem_to_typecode() argument
227 if (elem >= ch->firsts[i] && in ch_elem_to_typecode()
[all …]
/drivers/s390/net/
Dctcm_fsms.c191 void ctcm_ccw_check_rc(struct channel *ch, int rc, char *msg) in ctcm_ccw_check_rc() argument
195 CTCM_FUNTAIL, ch->id, msg, rc); in ctcm_ccw_check_rc()
199 ch->id); in ctcm_ccw_check_rc()
200 fsm_event(ch->fsm, CTC_EVENT_IO_EBUSY, ch); in ctcm_ccw_check_rc()
204 ch->id); in ctcm_ccw_check_rc()
205 fsm_event(ch->fsm, CTC_EVENT_IO_ENODEV, ch); in ctcm_ccw_check_rc()
210 fsm_event(ch->fsm, CTC_EVENT_IO_UNKNOWN, ch); in ctcm_ccw_check_rc()
248 struct channel *ch = arg; in chx_txdone() local
249 struct net_device *dev = ch->netdev; in chx_txdone()
257 CTCM_PR_DEBUG("%s(%s): %s\n", __func__, ch->id, dev->name); in chx_txdone()
[all …]
Dctcm_main.c75 void ctcm_unpack_skb(struct channel *ch, struct sk_buff *pskb) in ctcm_unpack_skb() argument
77 struct net_device *dev = ch->netdev; in ctcm_unpack_skb()
91 if ((ch->protocol == CTCM_PROTO_S390) && in ctcm_unpack_skb()
93 if (!(ch->logflags & LOG_FLAG_ILLEGALPKT)) { in ctcm_unpack_skb()
94 ch->logflags |= LOG_FLAG_ILLEGALPKT; in ctcm_unpack_skb()
113 if (!(ch->logflags & LOG_FLAG_ILLEGALSIZE)) { in ctcm_unpack_skb()
119 ch->logflags |= LOG_FLAG_ILLEGALSIZE; in ctcm_unpack_skb()
130 if (!(ch->logflags & LOG_FLAG_OVERRUN)) { in ctcm_unpack_skb()
135 ch->logflags |= LOG_FLAG_OVERRUN; in ctcm_unpack_skb()
147 if (!(ch->logflags & LOG_FLAG_NOMEM)) { in ctcm_unpack_skb()
[all …]
Dctcm_mpc.c107 static void ctcmpc_unpack_skb(struct channel *ch, struct sk_buff *pskb);
609 struct channel *rch = mpcginfo->ch; in mpc_rcvd_sweep_resp()
613 struct channel *ch = priv->channel[CTCM_WRITE]; in mpc_rcvd_sweep_resp() local
615 CTCM_PR_DEBUG("%s: ch=0x%p id=%s\n", __func__, ch, ch->id); in mpc_rcvd_sweep_resp()
622 fsm_deltimer(&ch->sweep_timer); in mpc_rcvd_sweep_resp()
625 ch->th_seq_num = 0x00; in mpc_rcvd_sweep_resp()
644 struct channel *ch = priv->channel[CTCM_WRITE]; in ctcmpc_send_sweep_resp() local
658 header->sw.th_last_seq = ch->th_seq_num; in ctcmpc_send_sweep_resp()
661 skb_queue_tail(&ch->sweep_queue, sweep_skb); in ctcmpc_send_sweep_resp()
663 fsm_addtimer(&ch->sweep_timer, 100, CTC_EVENT_RSWEEP_TIMER, ch); in ctcmpc_send_sweep_resp()
[all …]
/drivers/dma/
Dmoxart-dma.c188 struct moxart_chan *ch = to_moxart_dma_chan(chan); in moxart_terminate_all() local
193 dev_dbg(chan2dev(chan), "%s: ch=%p\n", __func__, ch); in moxart_terminate_all()
195 spin_lock_irqsave(&ch->vc.lock, flags); in moxart_terminate_all()
197 if (ch->desc) { in moxart_terminate_all()
198 moxart_dma_desc_free(&ch->desc->vd); in moxart_terminate_all()
199 ch->desc = NULL; in moxart_terminate_all()
202 ctrl = readl(ch->base + REG_OFF_CTRL); in moxart_terminate_all()
204 writel(ctrl, ch->base + REG_OFF_CTRL); in moxart_terminate_all()
206 vchan_get_all_descriptors(&ch->vc, &head); in moxart_terminate_all()
207 spin_unlock_irqrestore(&ch->vc.lock, flags); in moxart_terminate_all()
[all …]
/drivers/video/fbdev/
Dsh_mobile_lcdcfb.c213 struct sh_mobile_lcdc_chan ch[2]; member
398 struct sh_mobile_lcdc_chan *ch = handle; in lcdc_sys_write_index() local
400 lcdc_write(ch->lcdc, _LDDWD0R, data | LDDWDxR_WDACT); in lcdc_sys_write_index()
401 lcdc_wait_bit(ch->lcdc, _LDSR, LDSR_AS, 0); in lcdc_sys_write_index()
402 lcdc_write(ch->lcdc, _LDDWAR, LDDWAR_WA | in lcdc_sys_write_index()
403 (lcdc_chan_is_sublcd(ch) ? 2 : 0)); in lcdc_sys_write_index()
404 lcdc_wait_bit(ch->lcdc, _LDSR, LDSR_AS, 0); in lcdc_sys_write_index()
409 struct sh_mobile_lcdc_chan *ch = handle; in lcdc_sys_write_data() local
411 lcdc_write(ch->lcdc, _LDDWD0R, data | LDDWDxR_WDACT | LDDWDxR_RSW); in lcdc_sys_write_data()
412 lcdc_wait_bit(ch->lcdc, _LDSR, LDSR_AS, 0); in lcdc_sys_write_data()
[all …]
/drivers/isdn/mISDN/
Dhwchannel.c46 if (likely(bch->ch.peer)) { in bchannel_bh()
47 err = bch->ch.recv(bch->ch.peer, skb); in bchannel_bh()
57 mISDN_initdchannel(struct dchannel *ch, int maxlen, void *phf) in mISDN_initdchannel() argument
59 test_and_set_bit(FLG_HDLC, &ch->Flags); in mISDN_initdchannel()
60 ch->maxlen = maxlen; in mISDN_initdchannel()
61 ch->hw = NULL; in mISDN_initdchannel()
62 ch->rx_skb = NULL; in mISDN_initdchannel()
63 ch->tx_skb = NULL; in mISDN_initdchannel()
64 ch->tx_idx = 0; in mISDN_initdchannel()
65 ch->phfunc = phf; in mISDN_initdchannel()
[all …]
Dstack.c36 mISDN_queue_message(struct mISDNchannel *ch, struct sk_buff *skb) in mISDN_queue_message() argument
38 _queue_message(ch->st, skb); in mISDN_queue_message()
45 struct mISDNchannel *ch; in get_channel4id() local
48 list_for_each_entry(ch, &st->layer2, list) { in get_channel4id()
49 if (id == ch->nr) in get_channel4id()
52 ch = NULL; in get_channel4id()
55 return ch; in get_channel4id()
86 struct mISDNchannel *ch; in send_layer2() local
93 list_for_each_entry(ch, &st->layer2, list) { in send_layer2()
94 if (list_is_last(&ch->list, &st->layer2)) { in send_layer2()
[all …]
/drivers/rapidio/
Drio_cm.c228 static int riocm_ch_close(struct rio_channel *ch);
248 static int riocm_cmp(struct rio_channel *ch, enum rio_cm_state cmp) in riocm_cmp() argument
252 spin_lock_bh(&ch->lock); in riocm_cmp()
253 ret = (ch->state == cmp); in riocm_cmp()
254 spin_unlock_bh(&ch->lock); in riocm_cmp()
258 static int riocm_cmp_exch(struct rio_channel *ch, in riocm_cmp_exch() argument
263 spin_lock_bh(&ch->lock); in riocm_cmp_exch()
264 ret = (ch->state == cmp); in riocm_cmp_exch()
266 ch->state = exch; in riocm_cmp_exch()
267 spin_unlock_bh(&ch->lock); in riocm_cmp_exch()
[all …]
/drivers/phy/renesas/
Dphy-rcar-gen3-usb2.c103 struct rcar_gen3_chan *ch; member
145 struct rcar_gen3_chan *ch = container_of(work, struct rcar_gen3_chan, in rcar_gen3_phy_usb2_work() local
148 if (ch->extcon_host) { in rcar_gen3_phy_usb2_work()
149 extcon_set_state_sync(ch->extcon, EXTCON_USB_HOST, true); in rcar_gen3_phy_usb2_work()
150 extcon_set_state_sync(ch->extcon, EXTCON_USB, false); in rcar_gen3_phy_usb2_work()
152 extcon_set_state_sync(ch->extcon, EXTCON_USB_HOST, false); in rcar_gen3_phy_usb2_work()
153 extcon_set_state_sync(ch->extcon, EXTCON_USB, true); in rcar_gen3_phy_usb2_work()
157 static void rcar_gen3_set_host_mode(struct rcar_gen3_chan *ch, int host) in rcar_gen3_set_host_mode() argument
159 void __iomem *usb2_base = ch->base; in rcar_gen3_set_host_mode()
162 dev_vdbg(ch->dev, "%s: %08x, %d\n", __func__, val, host); in rcar_gen3_set_host_mode()
[all …]
/drivers/gpu/ipu-v3/
Dipu-cpmem.c93 ipu_get_cpmem(struct ipuv3_channel *ch) in ipu_get_cpmem() argument
95 struct ipu_cpmem *cpmem = ch->ipu->cpmem_priv; in ipu_get_cpmem()
97 return cpmem->base + ch->num; in ipu_get_cpmem()
100 static void ipu_ch_param_write_field(struct ipuv3_channel *ch, u32 wbs, u32 v) in ipu_ch_param_write_field() argument
102 struct ipu_ch_param __iomem *base = ipu_get_cpmem(ch); in ipu_ch_param_write_field()
126 static u32 ipu_ch_param_read_field(struct ipuv3_channel *ch, u32 wbs) in ipu_ch_param_read_field() argument
128 struct ipu_ch_param __iomem *base = ipu_get_cpmem(ch); in ipu_ch_param_read_field()
228 void ipu_cpmem_zero(struct ipuv3_channel *ch) in ipu_cpmem_zero() argument
230 struct ipu_ch_param __iomem *p = ipu_get_cpmem(ch); in ipu_cpmem_zero()
239 void ipu_cpmem_set_resolution(struct ipuv3_channel *ch, int xres, int yres) in ipu_cpmem_set_resolution() argument
[all …]
/drivers/net/ethernet/
Dlantiq_etop.c96 struct ltq_etop_chan ch[MAX_DMA_CHAN]; member
103 ltq_etop_alloc_skb(struct ltq_etop_chan *ch) in ltq_etop_alloc_skb() argument
105 struct ltq_etop_priv *priv = netdev_priv(ch->netdev); in ltq_etop_alloc_skb()
107 ch->skb[ch->dma.desc] = netdev_alloc_skb(ch->netdev, MAX_DMA_DATA_LEN); in ltq_etop_alloc_skb()
108 if (!ch->skb[ch->dma.desc]) in ltq_etop_alloc_skb()
110 ch->dma.desc_base[ch->dma.desc].addr = dma_map_single(&priv->pdev->dev, in ltq_etop_alloc_skb()
111 ch->skb[ch->dma.desc]->data, MAX_DMA_DATA_LEN, in ltq_etop_alloc_skb()
113 ch->dma.desc_base[ch->dma.desc].addr = in ltq_etop_alloc_skb()
114 CPHYSADDR(ch->skb[ch->dma.desc]->data); in ltq_etop_alloc_skb()
115 ch->dma.desc_base[ch->dma.desc].ctl = in ltq_etop_alloc_skb()
[all …]
/drivers/gpu/host1x/hw/
Dcdma_hw.c45 struct host1x_channel *ch = cdma_to_channel(cdma); in cdma_start() local
55 host1x_ch_writel(ch, HOST1X_CHANNEL_DMACTRL_DMASTOP, in cdma_start()
59 host1x_ch_writel(ch, lower_32_bits(start), HOST1X_CHANNEL_DMASTART); in cdma_start()
61 host1x_ch_writel(ch, upper_32_bits(start), HOST1X_CHANNEL_DMASTART_HI); in cdma_start()
63 host1x_ch_writel(ch, cdma->push_buffer.pos, HOST1X_CHANNEL_DMAPUT); in cdma_start()
65 host1x_ch_writel(ch, 0, HOST1X_CHANNEL_DMAPUT_HI); in cdma_start()
67 host1x_ch_writel(ch, lower_32_bits(end), HOST1X_CHANNEL_DMAEND); in cdma_start()
69 host1x_ch_writel(ch, upper_32_bits(end), HOST1X_CHANNEL_DMAEND_HI); in cdma_start()
73 host1x_ch_writel(ch, HOST1X_CHANNEL_DMACTRL_DMASTOP | in cdma_start()
79 host1x_ch_writel(ch, 0, HOST1X_CHANNEL_DMACTRL); in cdma_start()
[all …]
/drivers/staging/most/dim2/
Dhal.c400 u16 dim_dbr_space(struct dim_channel *ch) in dim_dbr_space() argument
405 if (ch->addr != dbr->ch_addr) in dim_dbr_space()
408 cur_rpc = dim2_rpc(ch->addr); in dim_dbr_space()
599 static void isoc_init(struct dim_channel *ch, u8 ch_addr, u16 packet_length) in isoc_init() argument
601 state_init(&ch->state); in isoc_init()
603 ch->addr = ch_addr; in isoc_init()
605 ch->packet_length = packet_length; in isoc_init()
606 ch->bytes_per_frame = 0; in isoc_init()
607 ch->done_sw_buffers_number = 0; in isoc_init()
610 static void sync_init(struct dim_channel *ch, u8 ch_addr, u16 bytes_per_frame) in sync_init() argument
[all …]

12345678910>>...26