/drivers/gpu/drm/msm/ |
D | msm_atomic_trace.h | 12 TP_PROTO(bool async, unsigned crtc_mask), 13 TP_ARGS(async, crtc_mask), 16 __field(u32, crtc_mask) 20 __entry->crtc_mask = crtc_mask; 23 __entry->async, __entry->crtc_mask) 27 TP_PROTO(bool async, unsigned crtc_mask), 28 TP_ARGS(async, crtc_mask), 31 __field(u32, crtc_mask) 35 __entry->crtc_mask = crtc_mask; 38 __entry->async, __entry->crtc_mask) [all …]
|
D | msm_atomic.c | 21 static void vblank_get(struct msm_kms *kms, unsigned crtc_mask) in vblank_get() argument 25 for_each_crtc_mask(kms->dev, crtc, crtc_mask) { in vblank_get() 32 static void vblank_put(struct msm_kms *kms, unsigned crtc_mask) in vblank_put() argument 36 for_each_crtc_mask(kms->dev, crtc, crtc_mask) { in vblank_put() 43 static void lock_crtcs(struct msm_kms *kms, unsigned int crtc_mask) in lock_crtcs() argument 48 for_each_crtc_mask(kms->dev, crtc, crtc_mask) { in lock_crtcs() 54 static void unlock_crtcs(struct msm_kms *kms, unsigned int crtc_mask) in unlock_crtcs() argument 58 for_each_crtc_mask_reverse(kms->dev, crtc, crtc_mask) in unlock_crtcs() 64 unsigned crtc_mask = BIT(crtc_idx); in msm_atomic_async_commit() local 66 trace_msm_atomic_async_commit_start(crtc_mask); in msm_atomic_async_commit() [all …]
|
D | msm_kms.h | 81 void (*flush_commit)(struct msm_kms *kms, unsigned crtc_mask); 90 void (*wait_flush)(struct msm_kms *kms, unsigned crtc_mask); 97 void (*complete_commit)(struct msm_kms *kms, unsigned crtc_mask); 217 #define for_each_crtc_mask(dev, crtc, crtc_mask) \ argument 219 for_each_if (drm_crtc_mask(crtc) & (crtc_mask)) 221 #define for_each_crtc_mask_reverse(dev, crtc, crtc_mask) \ argument 223 for_each_if (drm_crtc_mask(crtc) & (crtc_mask))
|
/drivers/gpu/drm/gma500/ |
D | framebuffer.c | 492 int crtc_mask = 0, clone_mask = 0; in psb_setup_outputs() local 497 crtc_mask = (1 << 0); in psb_setup_outputs() 501 crtc_mask = dev_priv->ops->sdvo_mask; in psb_setup_outputs() 505 crtc_mask = dev_priv->ops->lvds_mask; in psb_setup_outputs() 509 crtc_mask = (1 << 0); in psb_setup_outputs() 513 crtc_mask = (1 << 2); in psb_setup_outputs() 517 crtc_mask = dev_priv->ops->hdmi_mask; in psb_setup_outputs() 521 crtc_mask = (1 << 0) | (1 << 1); in psb_setup_outputs() 525 crtc_mask = (1 << 1); in psb_setup_outputs() 528 encoder->possible_crtcs = crtc_mask; in psb_setup_outputs()
|
D | psb_intel_drv.h | 95 int crtc_mask; member
|
D | psb_intel_sdvo.c | 2153 psb_intel_sdvo->base.crtc_mask = (1 << 0) | (1 << 1); in psb_intel_sdvo_output_setup()
|
/drivers/gpu/drm/nouveau/nvkm/subdev/fb/ |
D | ramnv40.c | 74 u32 crtc_mask = 0; in nv40_ram_prog() local 87 crtc_mask |= (1 << i); in nv40_ram_prog() 96 if (!(crtc_mask & (1 << i))) in nv40_ram_prog() 162 if (!(crtc_mask & (1 << i))) in nv40_ram_prog()
|
/drivers/gpu/drm/tidss/ |
D | tidss_kms.c | 125 u32 crtc_mask; in tidss_dispc_modeset_init() local 188 crtc_mask = (1 << num_pipes) - 1; in tidss_dispc_modeset_init() 200 DRM_PLANE_TYPE_PRIMARY, crtc_mask, in tidss_dispc_modeset_init() 237 DRM_PLANE_TYPE_OVERLAY, crtc_mask, in tidss_dispc_modeset_init()
|
D | tidss_plane.c | 177 u32 crtc_mask, const u32 *formats, in tidss_plane_create() argument 200 possible_crtcs = crtc_mask; in tidss_plane_create()
|
D | tidss_plane.h | 22 u32 crtc_mask, const u32 *formats,
|
/drivers/gpu/drm/ |
D | drm_mode_config.c | 611 u32 crtc_mask = 0; in full_crtc_mask() local 614 crtc_mask |= drm_crtc_mask(crtc); in full_crtc_mask() 616 return crtc_mask; in full_crtc_mask() 621 u32 crtc_mask = full_crtc_mask(encoder->dev); in validate_encoder_possible_crtcs() local 623 WARN((encoder->possible_crtcs & crtc_mask) == 0 || in validate_encoder_possible_crtcs() 624 (encoder->possible_crtcs & ~crtc_mask) != 0, in validate_encoder_possible_crtcs() 628 encoder->possible_crtcs, crtc_mask); in validate_encoder_possible_crtcs()
|
D | drm_atomic_helper.c | 1519 unsigned int crtc_mask = 0; in drm_atomic_helper_wait_for_vblanks() local 1536 crtc_mask |= drm_crtc_mask(crtc); in drm_atomic_helper_wait_for_vblanks() 1541 if (!(crtc_mask & drm_crtc_mask(crtc))) in drm_atomic_helper_wait_for_vblanks()
|
/drivers/gpu/drm/imx/ |
D | imx-drm-core.c | 124 uint32_t crtc_mask = drm_of_find_possible_crtcs(drm, np); in imx_drm_encoder_parse_of() local 132 if (crtc_mask == 0) in imx_drm_encoder_parse_of() 135 encoder->possible_crtcs = crtc_mask; in imx_drm_encoder_parse_of()
|
/drivers/gpu/drm/msm/disp/mdp4/ |
D | mdp4_kms.c | 94 static void mdp4_flush_commit(struct msm_kms *kms, unsigned crtc_mask) in mdp4_flush_commit() argument 99 static void mdp4_wait_flush(struct msm_kms *kms, unsigned crtc_mask) in mdp4_wait_flush() argument 104 for_each_crtc_mask(mdp4_kms->dev, crtc, crtc_mask) in mdp4_wait_flush() 108 static void mdp4_complete_commit(struct msm_kms *kms, unsigned crtc_mask) in mdp4_complete_commit() argument
|
/drivers/gpu/drm/msm/disp/dpu1/ |
D | dpu_kms.c | 370 static void dpu_kms_flush_commit(struct msm_kms *kms, unsigned crtc_mask) in dpu_kms_flush_commit() argument 375 for_each_crtc_mask(dpu_kms->dev, crtc, crtc_mask) { in dpu_kms_flush_commit() 406 static void dpu_kms_complete_commit(struct msm_kms *kms, unsigned crtc_mask) in dpu_kms_complete_commit() argument 413 for_each_crtc_mask(dpu_kms->dev, crtc, crtc_mask) in dpu_kms_complete_commit() 460 static void dpu_kms_wait_flush(struct msm_kms *kms, unsigned crtc_mask) in dpu_kms_wait_flush() argument 465 for_each_crtc_mask(dpu_kms->dev, crtc, crtc_mask) in dpu_kms_wait_flush()
|
/drivers/gpu/drm/i915/display/ |
D | intel_dp.c | 3519 u32 *crtc_mask) in intel_dp_prep_link_retrain() argument 3526 *crtc_mask = 0; in intel_dp_prep_link_retrain() 3560 *crtc_mask |= drm_crtc_mask(&crtc->base); in intel_dp_prep_link_retrain() 3565 *crtc_mask = 0; in intel_dp_prep_link_retrain() 3584 u32 crtc_mask; in intel_dp_retrain_link() local 3595 ret = intel_dp_prep_link_retrain(intel_dp, ctx, &crtc_mask); in intel_dp_retrain_link() 3599 if (crtc_mask == 0) in intel_dp_retrain_link() 3605 for_each_intel_crtc_mask(&dev_priv->drm, crtc, crtc_mask) { in intel_dp_retrain_link() 3616 for_each_intel_crtc_mask(&dev_priv->drm, crtc, crtc_mask) { in intel_dp_retrain_link() 3633 for_each_intel_crtc_mask(&dev_priv->drm, crtc, crtc_mask) { in intel_dp_retrain_link() [all …]
|
D | intel_display.h | 406 #define for_each_intel_crtc_mask(dev, intel_crtc, crtc_mask) \ argument 410 for_each_if((crtc_mask) & drm_crtc_mask(&intel_crtc->base))
|
/drivers/gpu/drm/msm/disp/mdp5/ |
D | mdp5_kms.c | 168 static void mdp5_flush_commit(struct msm_kms *kms, unsigned crtc_mask) in mdp5_flush_commit() argument 173 static void mdp5_wait_flush(struct msm_kms *kms, unsigned crtc_mask) in mdp5_wait_flush() argument 178 for_each_crtc_mask(mdp5_kms->dev, crtc, crtc_mask) in mdp5_wait_flush() 182 static void mdp5_complete_commit(struct msm_kms *kms, unsigned crtc_mask) in mdp5_complete_commit() argument
|
/drivers/gpu/drm/hisilicon/kirin/ |
D | dw_drm_dsi.c | 704 u32 crtc_mask = drm_of_find_possible_crtcs(drm_dev, dev->of_node); in dw_drm_encoder_init() local 706 if (!crtc_mask) { in dw_drm_encoder_init() 711 encoder->possible_crtcs = crtc_mask; in dw_drm_encoder_init()
|