Home
last modified time | relevance | path

Searched refs:dfx (Results 1 – 16 of 16) sorted by relevance

/drivers/crypto/hisilicon/hpre/
Dhpre_crypto.c168 struct hpre_dfx *dfx; in hpre_add_req_to_ctx() local
179 dfx = ctx->hpre->debug.dfx; in hpre_add_req_to_ctx()
180 if (atomic64_read(&dfx[HPRE_OVERTIME_THRHLD].value)) in hpre_add_req_to_ctx()
418 struct hpre_dfx *dfx = ctx->hpre->debug.dfx; in hpre_dh_cb() local
428 overtime_thrhld = atomic64_read(&dfx[HPRE_OVERTIME_THRHLD].value); in hpre_dh_cb()
430 atomic64_inc(&dfx[HPRE_OVER_THRHLD_CNT].value); in hpre_dh_cb()
434 atomic64_inc(&dfx[HPRE_RECV_CNT].value); in hpre_dh_cb()
439 struct hpre_dfx *dfx = ctx->hpre->debug.dfx; in hpre_rsa_cb() local
447 overtime_thrhld = atomic64_read(&dfx[HPRE_OVERTIME_THRHLD].value); in hpre_rsa_cb()
449 atomic64_inc(&dfx[HPRE_OVER_THRHLD_CNT].value); in hpre_rsa_cb()
[all …]
Dhpre.h68 struct hpre_dfx dfx[HPRE_DFX_FILE_NUM]; member
Dhpre_main.c900 struct hpre_dfx *dfx = hpre->debug.dfx; in hpre_dfx_debug_init() local
906 dfx[i].type = i; in hpre_dfx_debug_init()
907 debugfs_create_file(hpre_dfx_files[i], 0644, parent, &dfx[i], in hpre_dfx_debug_init()
/drivers/crypto/hisilicon/zip/
Dzip_crypto.c334 struct hisi_zip_dfx *dfx = &qp_ctx->zip_dev->dfx; in hisi_zip_do_work() local
365 atomic64_inc(&dfx->send_cnt); in hisi_zip_do_work()
368 atomic64_inc(&dfx->send_busy_cnt); in hisi_zip_do_work()
407 struct hisi_zip_dfx *dfx = &qp_ctx->zip_dev->dfx; in hisi_zip_acomp_cb() local
417 atomic64_inc(&dfx->recv_cnt); in hisi_zip_acomp_cb()
423 atomic64_inc(&dfx->err_bd_cnt); in hisi_zip_acomp_cb()
Dzip.h29 struct hisi_zip_dfx dfx; member
Dzip_main.c625 struct hisi_zip_dfx *dfx = &zip->dfx; in hisi_zip_dfx_debug_init() local
632 data = (atomic64_t *)((uintptr_t)dfx + zip_dfx_files[i].offset); in hisi_zip_dfx_debug_init()
/drivers/infiniband/hw/hns/
Dhns_roce_restrack.c88 if (!hr_dev->dfx->query_cqc_info) in hns_roce_fill_res_cq_entry()
95 ret = hr_dev->dfx->query_cqc_info(hr_dev, hr_cq->cqn, (int *)context); in hns_roce_fill_res_cq_entry()
Dhns_roce_device.h1001 const struct hns_roce_dfx_hw *dfx; member
Dhns_roce_hw_v2.c6296 hr_dev->dfx = &hns_roce_dfx_hw_v2; in hns_roce_hw_v2_get_cfg()
/drivers/crypto/hisilicon/sec2/
Dsec_crypto.c222 struct sec_dfx *dfx = &qp_ctx->ctx->sec->debug.dfx; in sec_req_cb() local
239 atomic64_inc(&dfx->err_bd_cnt); in sec_req_cb()
245 atomic64_inc(&dfx->invalid_req_cnt); in sec_req_cb()
254 atomic64_inc(&dfx->done_flag_cnt); in sec_req_cb()
256 atomic64_inc(&dfx->recv_cnt); in sec_req_cb()
279 atomic64_inc(&ctx->sec->debug.dfx.send_cnt); in sec_bd_send()
280 atomic64_inc(&ctx->sec->debug.dfx.send_busy_cnt); in sec_bd_send()
291 atomic64_inc(&ctx->sec->debug.dfx.send_cnt); in sec_bd_send()
1412 atomic64_inc(&ctx->sec->debug.dfx.recv_busy_cnt); in sec_skcipher_callback()
1690 atomic64_inc(&c->sec->debug.dfx.recv_busy_cnt); in sec_aead_callback()
Dsec.h183 struct sec_dfx dfx; member
Dsec_main.c706 struct sec_dfx *dfx = &sec->debug.dfx; in sec_core_debug_init() local
726 atomic64_t *data = (atomic64_t *)((uintptr_t)dfx + in sec_core_debug_init()
/drivers/crypto/hisilicon/
Dqm.h149 struct qm_dfx dfx; member
Dqm.c647 atomic64_inc(&qm->debug.dfx.mb_err_cnt); in qm_mb_nolock()
864 atomic64_inc(&qm->debug.dfx.err_irq_cnt); in qm_irq()
892 atomic64_inc(&qm->debug.dfx.aeq_irq_cnt); in qm_aeq_irq()
2484 atomic64_inc(&qm->debug.dfx.create_qp_err_cnt); in qm_create_qp_nolock()
2492 atomic64_inc(&qm->debug.dfx.create_qp_err_cnt); in qm_create_qp_nolock()
4310 struct qm_dfx *dfx = &qm->debug.dfx; in hisi_qm_debug_init() local
4332 data = (atomic64_t *)((uintptr_t)dfx + qm_dfx_files[i].offset); in hisi_qm_debug_init()
5208 atomic64_inc(&qm->debug.dfx.abnormal_irq_cnt); in qm_abnormal_irq()
/drivers/gpu/drm/
DKconfig417 tristate "3dfx Banshee/Voodoo3+"
420 Choose this option if you have a 3dfx Banshee or Voodoo3 (or later),
/drivers/video/fbdev/
DKconfig1500 Say Y here if you want DDC/I2C support for your 3dfx Voodoo3.