Searched refs:mmIH_VMID_0_LUT (Results 1 – 17 of 17) sorted by relevance
| /drivers/gpu/drm/amd/include/asic_reg/oss/ |
| D | osssys_4_0_offset.h | 28 #define mmIH_VMID_0_LUT … macro
|
| D | osssys_4_0_1_offset.h | 28 #define mmIH_VMID_0_LUT … macro
|
| D | osssys_5_0_0_offset.h | 28 #define mmIH_VMID_0_LUT … macro
|
| D | osssys_4_2_0_offset.h | 30 #define mmIH_VMID_0_LUT … macro
|
| D | oss_2_4_d.h | 27 #define mmIH_VMID_0_LUT 0xe00 macro
|
| D | oss_3_0_1_d.h | 27 #define mmIH_VMID_0_LUT 0xe00 macro
|
| D | oss_3_0_d.h | 27 #define mmIH_VMID_0_LUT 0xe00 macro
|
| D | oss_2_0_d.h | 27 #define mmIH_VMID_0_LUT 0xf50 macro
|
| /drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_amdkfd_gfx_v9.c | 148 WREG32(SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT) + vmid, in kgd_gfx_v9_set_pasid_vmid_mapping()
867 mmIH_VMID_0_LUT) + vmid); in kgd_gfx_v9_get_cu_occupancy()
|
| D | amdgpu_amdkfd_gfx_v8.c | 121 WREG32(mmIH_VMID_0_LUT + vmid, pasid_mapping); in kgd_set_pasid_vmid_mapping()
|
| D | amdgpu_amdkfd_gfx_v7.c | 163 WREG32(mmIH_VMID_0_LUT + vmid, pasid_mapping); in kgd_set_pasid_vmid_mapping()
|
| D | amdgpu_amdkfd_gfx_v10.c | 143 WREG32(SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT) + vmid, in kgd_set_pasid_vmid_mapping()
|
| D | amdgpu_amdkfd_gfx_v10_3.c | 116 WREG32(SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT) + vmid, value); in set_pasid_vmid_mapping_v10_3()
|
| D | gmc_v10_0.c | 520 reg = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT) + vmid; in gmc_v10_0_emit_pasid_mapping()
|
| D | gmc_v9_0.c | 997 reg = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_VMID_0_LUT) + vmid; in gmc_v9_0_emit_pasid_mapping()
|
| D | gmc_v7_0.c | 502 amdgpu_ring_emit_wreg(ring, mmIH_VMID_0_LUT + vmid, pasid); in gmc_v7_0_emit_pasid_mapping()
|
| D | gmc_v8_0.c | 701 amdgpu_ring_emit_wreg(ring, mmIH_VMID_0_LUT + vmid, pasid); in gmc_v8_0_emit_pasid_mapping()
|