Home
last modified time | relevance | path

Searched refs:mt76_set (Results 1 – 25 of 49) sorted by relevance

12

/drivers/net/wireless/mediatek/mt76/mt76x2/
Dpci_init.c23 mt76_set(dev, MT_PBF_SYS_CTRL, val); in mt76x2_mac_pbf_init()
55 mt76_set(dev, MT_XO_CTRL6, MT_XO_CTRL6_C2_CTRL); in mt76x2_fixup_xtal()
101 mt76_set(dev, MT_EXT_CCA_CFG, 0x0000f000); in mt76x2_mac_reset()
144 mt76_set(dev, 0x10130, BIT(0) | BIT(16)); in mt76x2_power_on_rf_patch()
148 mt76_set(dev, 0x1001c, 0x30); in mt76x2_power_on_rf_patch()
153 mt76_set(dev, 0x10130, BIT(17)); in mt76x2_power_on_rf_patch()
159 mt76_set(dev, 0x1014c, BIT(19) | BIT(20)); in mt76x2_power_on_rf_patch()
168 mt76_set(dev, 0x10130, BIT(0) << shift); in mt76x2_power_on_rf()
172 mt76_set(dev, 0x10130, (BIT(1) | BIT(3) | BIT(4) | BIT(5)) << shift); in mt76x2_power_on_rf()
181 mt76_set(dev, 0x530, 0xf); in mt76x2_power_on_rf()
[all …]
Dusb_init.c30 mt76_set(dev, MT_VEND_ADDR(CFG, 0x130), BIT(0) | BIT(16)); in mt76x2u_power_on_rf_patch()
34 mt76_set(dev, MT_VEND_ADDR(CFG, 0x1c), 0x30); in mt76x2u_power_on_rf_patch()
39 mt76_set(dev, MT_VEND_ADDR(CFG, 0x130), BIT(17)); in mt76x2u_power_on_rf_patch()
45 mt76_set(dev, MT_VEND_ADDR(CFG, 0x14c), BIT(19) | BIT(20)); in mt76x2u_power_on_rf_patch()
54 mt76_set(dev, MT_VEND_ADDR(CFG, 0x130), BIT(0) << shift); in mt76x2u_power_on_rf()
58 mt76_set(dev, MT_VEND_ADDR(CFG, 0x130), val); in mt76x2u_power_on_rf()
67 mt76_set(dev, 0x530, 0xf); in mt76x2u_power_on_rf()
75 mt76_set(dev, MT_VEND_ADDR(CFG, 0x148), in mt76x2u_power_on()
90 mt76_set(dev, MT_VEND_ADDR(CFG, 0x148), 0xf << 24); in mt76x2u_power_on()
97 mt76_set(dev, MT_VEND_ADDR(CFG, 0x80), BIT(0)); in mt76x2u_power_on()
Dusb_mac.c34 mt76_set(dev, MT_VEND_ADDR(CFG, MT_XO_CTRL6), MT_XO_CTRL6_C2_CTRL); in mt76x2u_mac_fixup_xtal()
87 mt76_set(dev, MT_EXT_CCA_CFG, 0xf000); in mt76x2u_mac_reset()
143 mt76_set(dev, MT_BBP(CORE, 4), BIT(1)); in mt76x2u_mac_stop()
146 mt76_set(dev, MT_BBP(CORE, 4), BIT(0)); in mt76x2u_mac_stop()
Dmac.c37 mt76_set(dev, MT_BBP(CORE, 4), BIT(1)); in mt76x2_mac_stop()
40 mt76_set(dev, MT_BBP(CORE, 4), BIT(0)); in mt76x2_mac_stop()
Dusb_phy.c145 mt76_set(dev, MT_BBP(RXO, 13), BIT(10)); in mt76x2u_phy_set_channel()
167 mt76_set(dev, MT_BBP(TXO, 4), BIT(25)); in mt76x2u_phy_set_channel()
168 mt76_set(dev, MT_BBP(RXO, 13), BIT(8)); in mt76x2u_phy_set_channel()
Dpci_phy.c104 mt76_set(dev, MT_BBP(IBI, 9), BIT(11)); in mt76x2_phy_set_antenna()
105 mt76_set(dev, MT_BBP(TXBE, 5), 3); in mt76x2_phy_set_antenna()
210 mt76_set(dev, MT_BBP(RXO, 13), BIT(10)); in mt76x2_phy_set_channel()
/drivers/net/wireless/mediatek/mt76/mt7915/
Ddma.c91 mt76_set(dev, MT_WFDMA1_GLO_CFG, in mt7915_dma_init()
104 mt76_set(dev, MT_WFDMA1_GLO_CFG + hif1_ofs, in mt7915_dma_init()
190 mt76_set(dev, MT_WFDMA0_BUSY_ENA, in mt7915_dma_init()
195 mt76_set(dev, MT_WFDMA1_BUSY_ENA, in mt7915_dma_init()
200 mt76_set(dev, MT_WFDMA0_PCIE1_BUSY_ENA, in mt7915_dma_init()
205 mt76_set(dev, MT_WFDMA1_PCIE1_BUSY_ENA, in mt7915_dma_init()
214 mt76_set(dev, MT_WFDMA0_GLO_CFG, in mt7915_dma_init()
216 mt76_set(dev, MT_WFDMA1_GLO_CFG, in mt7915_dma_init()
220 mt76_set(dev, MT_WFDMA0_GLO_CFG + hif1_ofs, in mt7915_dma_init()
223 mt76_set(dev, MT_WFDMA1_GLO_CFG + hif1_ofs, in mt7915_dma_init()
[all …]
Dmac.c1376 mt76_set(dev, reg, BIT(11) | BIT(9)); in mt7915_mac_cca_stats_reset()
1400 mt76_set(dev, MT_WF_RMAC_MIB_AIRTIME0(ext_phy), in mt7915_mac_reset_counters()
1437 mt76_set(dev, MT_ARB_SCR(ext_phy), in mt7915_mac_set_timing()
1465 mt76_set(dev, MT_WF_PHY_RXTD12(ext_phy), in mt7915_mac_enable_nf()
1469 mt76_set(dev, MT_WF_PHY_RX_CTRL1(ext_phy), in mt7915_mac_enable_nf()
1598 mt76_set(dev, MT_WFDMA0_GLO_CFG, in mt7915_dma_reset()
1600 mt76_set(dev, MT_WFDMA1_GLO_CFG, in mt7915_dma_reset()
1605 mt76_set(dev, MT_WFDMA0_GLO_CFG + hif1_ofs, in mt7915_dma_reset()
1608 mt76_set(dev, MT_WFDMA1_GLO_CFG + hif1_ofs, in mt7915_dma_reset()
/drivers/net/wireless/mediatek/mt76/mt7603/
Dbeacon.c19 mt76_set(dev, MT_SCH_4, MT_SCH_4_RESET); in mt7603_mac_stuck_beacon_recovery()
21 mt76_set(dev, MT_WPDMA_GLO_CFG, MT_WPDMA_GLO_CFG_TX_DMA_EN); in mt7603_mac_stuck_beacon_recovery()
23 mt76_set(dev, MT_WF_CFG_OFF_WOCCR, MT_WF_CFG_OFF_WOCCR_TMAC_GC_DIS); in mt7603_mac_stuck_beacon_recovery()
24 mt76_set(dev, MT_ARB_SCR, MT_ARB_SCR_TX_DISABLE); in mt7603_mac_stuck_beacon_recovery()
207 mt76_set(dev, MT_ARB_SCR, MT_ARB_SCR_TBTT_BCAST_PRIO); in mt7603_beacon_set_timer()
211 mt76_set(dev, MT_HW_INT_MASK(3), in mt7603_beacon_set_timer()
214 mt76_set(dev, MT_WF_ARB_BCN_START, in mt7603_beacon_set_timer()
221 mt76_set(dev, MT_LPON_SBTOR(0), MT_LPON_SBTOR_SUB_BSS_EN); in mt7603_beacon_set_timer()
Dmac.c26 mt76_set(dev, MT_WF_ARB_TX_STOP_0, mt7603_ac_queue_mask0(mask)); in mt76_stop_tx_ac()
32 mt76_set(dev, MT_WF_ARB_TX_START_0, mt7603_ac_queue_mask0(mask)); in mt76_start_tx_ac()
63 mt76_set(dev, MT_ARB_SCR, in mt7603_mac_set_timing()
147 mt76_set(dev, addr + 0 * 4, w0); in mt7603_wtbl_init()
148 mt76_set(dev, addr + 1 * 4, w1); in mt7603_wtbl_init()
149 mt76_set(dev, addr + 2 * 4, MT_WTBL1_W2_ADMISSION_CONTROL); in mt7603_wtbl_init()
250 mt76_set(dev, MT_WTBL1_OR, MT_WTBL1_OR_PSM_WRITE); in mt7603_wtbl_set_ps()
288 mt76_set(dev, MT_WTBL1_OR, MT_WTBL1_OR_PSM_WRITE); in mt7603_wtbl_clear()
836 mt76_set(dev, MT_LPON_T0CR, MT_LPON_T0CR_MODE); /* TSF read */ in mt7603_wtbl_set_rates()
1327 mt76_set(dev, MT_MCU_DEBUG_RESET, MT_MCU_DEBUG_RESET_PSE); in mt7603_pse_reset()
[all …]
Dinit.c110 mt76_set(dev, MT_SCH_4, BIT(6)); in mt7603_dma_sched_init()
180 mt76_set(dev, MT_WF_RMACDR, MT_WF_RMACDR_MAXLEN_20BIT); in mt7603_mac_init()
185 mt76_set(dev, MT_TMAC_TCR, MT_TMAC_TCR_RX_RIFS_MODE); in mt7603_mac_init()
191 mt76_set(dev, addr + MT_CLIENT_RXINF, MT_CLIENT_RXINF_RXSH_GROUPS); in mt7603_mac_init()
194 mt76_set(dev, MT_DMA_DCR1, GENMASK(13, 11)); in mt7603_mac_init()
197 mt76_set(dev, MT_TMAC_PCR, MT_TMAC_PCR_SPE_EN); in mt7603_mac_init()
258 mt76_set(dev, MT_WTBL_RMVTCR, MT_WTBL_RMVTCR_RX_MV_MODE); in mt7603_mac_init()
/drivers/net/wireless/mediatek/mt76/mt7921/
Ddma.c139 mt76_set(dev, MT_DMASHDL_SW_CONTROL, MT_DMASHDL_DMASHDL_BYPASS); in mt7921_dma_disable()
147 mt76_set(dev, MT_WFDMA0_RST, in mt7921_dma_disable()
166 mt76_set(dev, MT_WFDMA0_GLO_CFG, in mt7921_dma_enable()
174 mt76_set(dev, MT_WFDMA0_GLO_CFG, in mt7921_dma_enable()
177 mt76_set(dev, MT_WFDMA_DUMMY_CR, MT_WFDMA_NEED_REINIT); in mt7921_dma_enable()
183 mt76_set(dev, MT_MCU2HOST_SW_INT_ENA, MT_MCU_CMD_WAKE_RX_PCIE); in mt7921_dma_enable()
215 mt76_set(dev, MT_WFSYS_SW_RST_B, WFSYS_SW_RST_B); in mt7921_wfsys_reset()
366 mt76_set(dev, MT_WFDMA0_RST, in mt7921_dma_cleanup()
Dinit.c102 mt76_set(dev, MT_TMAC_CTCR0(band), in mt7921_mac_init_band()
106 mt76_set(dev, MT_WF_RMAC_MIB_TIME0(band), MT_WF_RMAC_MIB_RXTIME_EN); in mt7921_mac_init_band()
107 mt76_set(dev, MT_WF_RMAC_MIB_AIRTIME0(band), MT_WF_RMAC_MIB_RXTIME_EN); in mt7921_mac_init_band()
110 mt76_set(dev, MT_MIB_SCR1(band), MT_MIB_TXDUR_EN); in mt7921_mac_init_band()
111 mt76_set(dev, MT_MIB_SCR1(band), MT_MIB_RXDUR_EN); in mt7921_mac_init_band()
124 mt76_set(dev, MT_MDP_DCR0, MT_MDP_DCR0_DAMSDU_EN); in mt7921_mac_init()
126 mt76_set(dev, MT_MDP_DCR0, MT_MDP_DCR0_RX_HDR_TRANS_EN); in mt7921_mac_init()
/drivers/net/wireless/mediatek/mt76/mt7615/
Ddma.c206 mt76_set(dev, MT_WPDMA_GLO_CFG, in mt7615_dma_start()
248 mt76_set(dev, MT_WPDMA_GLO_CFG, in mt7615_dma_init()
256 mt76_set(dev, 0x7158, BIT(16)); in mt7615_dma_init()
315 mt76_set(dev, MT_WPDMA_GLO_CFG, MT_WPDMA_GLO_CFG_SW_RESET); in mt7615_dma_cleanup()
Dinit.c72 mt76_set(dev, MT_WF_PHY_WF2_RFCTRL0(0), MT_WF_PHY_WF2_RFCTRL0_LPBCN_EN); in mt7615_phy_init()
73 mt76_set(dev, MT_WF_PHY_WF2_RFCTRL0(1), MT_WF_PHY_WF2_RFCTRL0_LPBCN_EN); in mt7615_phy_init()
87 mt76_set(dev, MT_CFG_CCR, val); in mt7615_init_mac_chain()
168 mt76_set(dev, MT_WF_RMAC_MIB_TIME0, MT_WF_RMAC_MIB_RXTIME_EN); in mt7615_mac_init()
169 mt76_set(dev, MT_WF_RMAC_MIB_AIRTIME0, MT_WF_RMAC_MIB_RXTIME_EN); in mt7615_mac_init()
177 mt76_set(dev, MT_WF_MIB_SCR0, MT_MIB_SCR0_AGG_CNT_RANGE_EN); in mt7615_mac_init()
Dmac.c134 mt76_set(dev, MT_WF_RMAC_MIB_TIME0, MT_WF_RMAC_MIB_RXTIME_CLR); in mt7615_mac_reset_counters()
135 mt76_set(dev, MT_WF_RMAC_MIB_AIRTIME0, MT_WF_RMAC_MIB_RXTIME_CLR); in mt7615_mac_reset_counters()
162 mt76_set(dev, MT_ARB_SCR, in mt7615_mac_set_timing()
170 mt76_set(dev, MT_ARB_SCR, in mt7615_mac_set_timing()
1684 mt76_set(dev, reg, mask); in mt7615_mac_set_scs()
1686 mt76_set(dev, MT_MIB_M0_MISC_CR(0), 0x7 << 8); in mt7615_mac_set_scs()
1687 mt76_set(dev, MT_MIB_M0_MISC_CR(0), 0x7); in mt7615_mac_set_scs()
1714 mt76_set(dev, rxtd, BIT(18) | BIT(29)); in mt7615_mac_enable_nf()
1715 mt76_set(dev, reg, 0x5 << 12); in mt7615_mac_enable_nf()
1731 mt76_set(dev, reg, BIT(22) | BIT(20)); in mt7615_mac_cca_stats_reset()
[all …]
Dusb_mcu.c58 mt76_set(dev, MT_UDMA_TX_QSEL, MT_FW_DL_EN); in mt7663u_mcu_init()
Dusb_sdio.c263 mt76_set(dev, MT_HIF_RST, MT_HIF_LOGIC_RST_N); in mt7663u_dma_sched_init()
265 mt76_set(dev, MT_UDMA_WLCFG_0, in mt7663u_dma_sched_init()
Dtestmode.c163 mt76_set(dev, MT_ARB_RQCR, rqcr_mask); in mt7615_tm_set_rx_enable()
165 mt76_set(dev, MT_ARB_SCR, in mt7615_tm_set_rx_enable()
/drivers/net/wireless/mediatek/mt76/
Dmt76x02_phy.c41 mt76_set(dev, MT_BBP(TXBE, 5), 0x3); in mt76x02_phy_set_txdac()
155 mt76_set(dev, MT_TX_BAND_CFG, MT_TX_BAND_CFG_2G); in mt76x02_phy_set_band()
160 mt76_set(dev, MT_TX_BAND_CFG, MT_TX_BAND_CFG_5G); in mt76x02_phy_set_band()
Dmt76x02_mmio.c29 mt76_set(dev, MT_BCN_BYPASS_MASK, 0xffff); in mt76x02_pre_tbtt_tasklet()
312 mt76_set(dev, MT_WPDMA_GLO_CFG, val); in mt76x02_dma_enable()
463 mt76_set(dev, 0x734, 0x3); in mt76x02_watchdog_reset()
481 mt76_set(dev, MT_TXOP_CTRL_CFG, MT_TXOP_ED_CCA_EN); in mt76x02_watchdog_reset()
484 mt76_set(dev, MT_BEACON_TIME_CFG, in mt76x02_watchdog_reset()
Dmt76x02_beacon.c87 mt76_set(dev, MT_BEACON_TIME_CFG, in mt76x02_mac_set_beacon_enable()
208 mt76_set(dev, MT_BEACON_TIME_CFG, MT_BEACON_TIME_CFG_SYNC_MODE); in mt76x02_init_beacon_config()
Dmt76x02_mac.c247 mt76_set(dev, MT_AUTO_RSP_CFG, MT_AUTO_RSP_PREAMB_SHORT); in mt76x02_mac_set_short_preamble()
1053 mt76_set(dev, MT_MAC_SYS_CTRL, MT_MAC_SYS_CTRL_RESET_CSR); in mt76x02_check_mac_err()
1065 mt76_set(dev, MT_MAC_SYS_CTRL, MT_MAC_SYS_CTRL_ENABLE_TX); in mt76x02_edcca_tx_enable()
1066 mt76_set(dev, MT_AUTO_RSP_CFG, MT_AUTO_RSP_EN); in mt76x02_edcca_tx_enable()
1094 mt76_set(dev, MT_TXOP_CTRL_CFG, MT_TXOP_ED_CCA_EN); in mt76x02_edcca_init()
1097 mt76_set(dev, MT_TXOP_HLDR_ET, MT_TXOP_HLDR_TX40M_BLK_EN); in mt76x02_edcca_init()
1099 mt76_set(dev, MT_TX_LINK_CFG, MT_TX_CFACK_EN); in mt76x02_edcca_init()
1103 mt76_set(dev, MT_TXOP_HLDR_ET, in mt76x02_edcca_init()
/drivers/net/wireless/mediatek/mt76/mt76x0/
Dpci.c122 mt76_set(dev, MT_XO_CTRL7, 0xc03); in mt76x0e_init_hardware()
126 mt76_set(dev, MT_MAX_LEN_CFG, BIT(13)); in mt76x0e_init_hardware()
Dphy.c370 mt76_set(dev, MT_RF_MISC, BIT(2)); in mt76x0_phy_set_chan_rf_params()
372 mt76_set(dev, MT_RF_MISC, BIT(3)); in mt76x0_phy_set_chan_rf_params()
516 mt76_set(dev, MT_BBP(CORE, 4), BIT(0)); in mt76x0_phy_tssi_dc_calibrate()
534 mt76_set(dev, MT_BBP(CORE, 4), BIT(0)); in mt76x0_phy_tssi_dc_calibrate()
996 mt76_set(dev, MT_BBP(CORE, 1), 0x20); in mt76x0_phy_set_channel()

12