Home
last modified time | relevance | path

Searched refs:pstate_latency_us (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
Drn_clk_mgr.c623 .pstate_latency_us = 11.72,
631 .pstate_latency_us = 11.72,
639 .pstate_latency_us = 11.72,
647 .pstate_latency_us = 11.72,
660 .pstate_latency_us = 11.65333,
668 .pstate_latency_us = 11.65333,
676 .pstate_latency_us = 11.65333,
684 .pstate_latency_us = 11.65333,
697 .pstate_latency_us = 11.65333,
705 .pstate_latency_us = 11.65333,
[all …]
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
Ddcn31_clk_mgr.c337 .pstate_latency_us = 11.72,
345 .pstate_latency_us = 11.72,
353 .pstate_latency_us = 11.72,
361 .pstate_latency_us = 11.72,
374 .pstate_latency_us = 11.65333,
382 .pstate_latency_us = 11.65333,
390 .pstate_latency_us = 11.65333,
398 .pstate_latency_us = 11.65333,
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
Dvg_clk_mgr.c547 .pstate_latency_us = 11.72,
555 .pstate_latency_us = 11.72,
563 .pstate_latency_us = 11.72,
571 .pstate_latency_us = 11.72,
584 .pstate_latency_us = 11.65333,
592 .pstate_latency_us = 11.65333,
600 .pstate_latency_us = 11.65333,
608 .pstate_latency_us = 11.65333,
686 bw_params->wm_table.entries[WM_D].pstate_latency_us = LPDDR_MEM_RETRAIN_LATENCY; in vg_clk_mgr_helper_populate_bw_params()
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
Ddcn30_clk_mgr.c110 double pstate_latency_us = clk_mgr->base.ctx->dc->dml.soc.dram_clock_change_latency_us; in dcn3_build_wm_range_table() local
117 clk_mgr->base.bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us = pstate_latency_us; in dcn3_build_wm_range_table()
139 …clk_mgr->base.bw_params->wm_table.nv_entries[WM_C].dml_input.pstate_latency_us = clk_mgr->base.ctx… in dcn3_build_wm_range_table()
150 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].dml_input.pstate_latency_us = pstate_latency_us; in dcn3_build_wm_range_table()
/drivers/gpu/drm/amd/display/dc/inc/hw/
Dclk_mgr.h106 double pstate_latency_us; member
124 double pstate_latency_us; member
/drivers/gpu/drm/amd/display/dc/dcn31/
Ddcn31_resource.c1653 …oc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.entries[WM_A].pstate_latency_us; in dcn31_update_soc_for_wm_a()
1693 …_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_B].dml_input.pstate_latency_us; in dcn31_calculate_wm_and_dlg_fp()
1715 …_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].dml_input.pstate_latency_us; in dcn31_calculate_wm_and_dlg_fp()
1734 …_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].dml_input.pstate_latency_us; in dcn31_calculate_wm_and_dlg_fp()
/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_resource.c2151 …_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_B].dml_input.pstate_latency_us; in dcn30_calculate_wm_and_dlg_fp()
2271 dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us; in dcn30_calculate_wm_and_dlg_fp()
2277 …_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us; in dcn30_update_soc_for_wm_a()
/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_resource.c1050 dml->soc.dram_clock_change_latency_us = table_entry->pstate_latency_us; in calculate_wm_set_for_vlevel()
1090 dc->clk_mgr->bw_params->wm_table.entries[i].pstate_latency_us = in patch_bounding_box()
/drivers/gpu/drm/amd/display/dc/dcn301/
Ddcn301_resource.c1645 dml->soc.dram_clock_change_latency_us = table_entry->pstate_latency_us; in calculate_wm_set_for_vlevel()