Home
last modified time | relevance | path

Searched refs:v (Results 1 – 25 of 96) sorted by relevance

1234

/sound/soc/qcom/
Dlpass-lpaif-reg.h11 #define LPAIF_I2SCTL_REG_ADDR(v, addr, port) \ argument
12 (v->i2sctrl_reg_base + (addr) + v->i2sctrl_reg_stride * (port))
14 #define LPAIF_I2SCTL_REG(v, port) LPAIF_I2SCTL_REG_ADDR(v, 0x0, (port)) argument
68 #define LPAIF_IRQ_REG_ADDR(v, addr, port) \ argument
69 (v->irq_reg_base + (addr) + v->irq_reg_stride * (port))
73 #define LPAIF_IRQEN_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0x0, (port)) argument
74 #define LPAIF_IRQSTAT_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0x4, (port)) argument
75 #define LPAIF_IRQCLEAR_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0xC, (port)) argument
78 #define LPASS_HDMITX_APP_IRQ_REG_ADDR(v, addr) \ argument
79 ((v->hdmi_irq_reg_base) + (addr))
[all …]
Dlpass-cpu.c45 struct lpass_variant *v = drvdata->variant; in lpass_cpu_init_i2sctl_bitfields() local
47 i2sctl->loopback = devm_regmap_field_alloc(dev, map, v->loopback); in lpass_cpu_init_i2sctl_bitfields()
48 i2sctl->spken = devm_regmap_field_alloc(dev, map, v->spken); in lpass_cpu_init_i2sctl_bitfields()
49 i2sctl->spkmode = devm_regmap_field_alloc(dev, map, v->spkmode); in lpass_cpu_init_i2sctl_bitfields()
50 i2sctl->spkmono = devm_regmap_field_alloc(dev, map, v->spkmono); in lpass_cpu_init_i2sctl_bitfields()
51 i2sctl->micen = devm_regmap_field_alloc(dev, map, v->micen); in lpass_cpu_init_i2sctl_bitfields()
52 i2sctl->micmode = devm_regmap_field_alloc(dev, map, v->micmode); in lpass_cpu_init_i2sctl_bitfields()
53 i2sctl->micmono = devm_regmap_field_alloc(dev, map, v->micmono); in lpass_cpu_init_i2sctl_bitfields()
54 i2sctl->wssrc = devm_regmap_field_alloc(dev, map, v->wssrc); in lpass_cpu_init_i2sctl_bitfields()
55 i2sctl->bitwidth = devm_regmap_field_alloc(dev, map, v->bitwidth); in lpass_cpu_init_i2sctl_bitfields()
[all …]
Dlpass-hdmi.h47 #define LPASS_HDMI_TX_CTL_ADDR(v) (v->hdmi_tx_ctl_addr) argument
48 #define LPASS_HDMI_TX_LEGACY_ADDR(v) (v->hdmi_legacy_addr) argument
49 #define LPASS_HDMI_TX_VBIT_CTL_ADDR(v) (v->hdmi_vbit_addr) argument
50 #define LPASS_HDMI_TX_PARITY_ADDR(v) (v->hdmi_parity_addr) argument
51 #define LPASS_HDMI_TX_DP_ADDR(v) (v->hdmi_DP_addr) argument
52 #define LPASS_HDMI_TX_SSTREAM_ADDR(v) (v->hdmi_sstream_addr) argument
54 #define LPASS_HDMI_TX_CH_LSB_ADDR(v, port) \ argument
55 (v->hdmi_ch_lsb_addr + v->ch_stride * (port))
56 #define LPASS_HDMI_TX_CH_MSB_ADDR(v, port) \ argument
57 (v->hdmi_ch_msb_addr + v->ch_stride * (port))
[all …]
Dlpass-platform.c57 struct lpass_variant *v = drvdata->variant; in lpass_platform_alloc_dmactl_fields() local
75 &v->rdma_intf, 6); in lpass_platform_alloc_dmactl_fields()
80 &v->wrdma_intf, 6); in lpass_platform_alloc_dmactl_fields()
87 struct lpass_variant *v = drvdata->variant; in lpass_platform_alloc_hdmidmactl_fields() local
97 &v->hdmi_rdma_bursten, 8); in lpass_platform_alloc_hdmidmactl_fields()
107 struct lpass_variant *v = drvdata->variant; in lpass_platform_pcmops_open() local
121 if (v->alloc_dma_channel) in lpass_platform_pcmops_open()
122 dma_ch = v->alloc_dma_channel(drvdata, dir, dai_id); in lpass_platform_pcmops_open()
140 LPAIF_DMACTL_REG(v, dma_ch, dir, data->i2s_port), 0); in lpass_platform_pcmops_open()
169 struct lpass_variant *v = drvdata->variant; in lpass_platform_pcmops_close() local
[all …]
/sound/soc/fsl/
Dfsl_easrc.h100 #define EASRC_CC_FIFO_WTMK(v) (((v) << EASRC_CC_FIFO_WTMK_SHIFT) \ argument
106 #define EASRC_CC_SAMPLE_POS(v) (((v) << EASRC_CC_SAMPLE_POS_SHIFT) \ argument
115 #define EASRC_CC_BPS(v) (((v) << EASRC_CC_BPS_SHIFT) \ argument
127 #define EASRC_CC_CHEN(v) (((v) << EASRC_CC_CHEN_SHIFT) \ argument
141 #define EASRC_CCE1_PF_EXP(v) (((v) << EASRC_CCE1_PF_EXP_SHIFT) \ argument
165 #define EASRC_CCE1_RS_INIT(v) (((v) << EASRC_CCE1_RS_INIT_SHIFT) \ argument
171 #define EASRC_CCE1_PF_INIT(v) (((v) << EASRC_CCE1_PF_INIT_SHIFT) \ argument
179 #define EASRC_CCE2_ST2_TAPS(v) (((v) << EASRC_CCE2_ST2_TAPS_SHIFT) \ argument
185 #define EASRC_CCE2_ST1_TAPS(v) (((v) << EASRC_CCE2_ST1_TAPS_SHIFT) \ argument
193 #define EASRC_CIA_ITER(v) (((v) << EASRC_CIA_ITER_SHIFT) \ argument
[all …]
Dfsl_micfil.h58 #define MICFIL_CTRL1_DISEL(v) (((v) << MICFIL_CTRL1_DISEL_SHIFT) \ argument
84 #define MICFIL_CTRL2_CICOSR(v) (((v) << MICFIL_CTRL2_CICOSR_SHIFT) \ argument
90 #define MICFIL_CTRL2_CLKDIV(v) (((v) << MICFIL_CTRL2_CLKDIV_SHIFT) \ argument
103 #define MICFIL_STAT_CHXF_SHIFT(v) (v) argument
104 #define MICFIL_STAT_CHXF_MASK(v) BIT(MICFIL_STAT_CHXF_SHIFT(v)) argument
105 #define MICFIL_STAT_CHXF(v) BIT(MICFIL_STAT_CHXF_SHIFT(v)) argument
112 #define MICFIL_FIFO_CTRL_FIFOWMK(v) (((v) << MICFIL_FIFO_CTRL_FIFOWMK_SHIFT) \ argument
116 #define MICFIL_FIFO_STAT_FIFOX_OVER_SHIFT(v) (v) argument
117 #define MICFIL_FIFO_STAT_FIFOX_OVER_MASK(v) BIT(MICFIL_FIFO_STAT_FIFOX_OVER_SHIFT(v)) argument
118 #define MICFIL_FIFO_STAT_FIFOX_UNDER_SHIFT(v) ((v) + 8) argument
[all …]
Dfsl_asrc.h123 #define ASRCNCR_ANCi(i, v, b) ((v << ASRCNCR_ANCi_SHIFT(i, b)) & ASRCNCR_ANCi_MASK(i, b)) argument
138 #define ASRCFG_POSTMOD(i, v) ((v) << ASRCFG_POSTMODi_SHIFT(i)) argument
146 #define ASRCFG_PREMOD(i, v) ((v) << ASRCFG_PREMODi_SHIFT(i)) argument
157 #define ASRCSR_AOCS(i, v) ((v) << ASRCSR_AOCSi_SHIFT(i)) argument
160 #define ASRCSR_AICS(i, v) ((v) << ASRCSR_AICSi_SHIFT(i)) argument
166 #define ASRCDRi_AICP(i, v) ((v) << ASRCDRi_AICPi_SHIFT(i)) argument
169 #define ASRCDRi_AICD(i, v) ((v) << ASRCDRi_AICDi_SHIFT(i)) argument
172 #define ASRCDRi_AOCP(i, v) ((v) << ASRCDRi_AOCPi_SHIFT(i)) argument
175 #define ASRCDRi_AOCD(i, v) ((v) << ASRCDRi_AOCDi_SHIFT(i)) argument
235 #define ASRMCRi_OUTFIFO_THRESHOLD(v) (((v) << ASRMCRi_OUTFIFO_THRESHOLD_SHIFT) & ASRMCRi_OUTFIFO_TH… argument
[all …]
Dfsl_esai.h120 #define ESAI_xFCR_xWA(v) (((8 - ((v) >> 2)) << ESAI_xFCR_xWA_SHIFT) & ESAI_xFCR_xWA_MASK) argument
124 #define ESAI_xFCR_xFWM(v) ((((v) - 1) << ESAI_xFCR_xFWM_SHIFT) & ESAI_xFCR_xFWM_MASK) argument
300 #define ESAI_xCCR_xFP(v) ((((v) - 1) << ESAI_xCCR_xFP_SHIFT) & ESAI_xCCR_xFP_MASK) argument
304 #define ESAI_xCCR_xDC(v) ((((v) - 1) << ESAI_xCCR_xDC_SHIFT) & ESAI_xCCR_xDC_MASK) argument
312 #define ESAI_xCCR_xPM(v) ((((v) - 1) << ESAI_xCCR_xPM_SHIFT) & ESAI_xCCR_xPM_MASK) argument
318 #define ESAI_xSMA_xS(v) ((v) & ESAI_xSMA_xS_MASK) argument
322 #define ESAI_xSMB_xS(v) (((v) >> ESAI_xSMA_xS_WIDTH) & ESAI_xSMB_xS_MASK) argument
328 #define ESAI_PRRC_PDC(v) ((v) & ESAI_PRRC_PDC_MASK) argument
334 #define ESAI_PCRC_PC(v) ((v) & ESAI_PCRC_PC_MASK) argument
/sound/pci/emu10k1/
Demu10k1_patch.c40 if (sp->v.size == 0) { in snd_emu10k1_sample_new()
42 "emu: rom font for sample %d\n", sp->v.sample); in snd_emu10k1_sample_new()
47 sp->v.end -= sp->v.start; in snd_emu10k1_sample_new()
48 sp->v.loopstart -= sp->v.start; in snd_emu10k1_sample_new()
49 sp->v.loopend -= sp->v.start; in snd_emu10k1_sample_new()
50 sp->v.start = 0; in snd_emu10k1_sample_new()
53 sampleend = sp->v.end; in snd_emu10k1_sample_new()
54 if (sampleend > sp->v.size) in snd_emu10k1_sample_new()
55 sampleend = sp->v.size; in snd_emu10k1_sample_new()
56 loopend = sp->v.loopend; in snd_emu10k1_sample_new()
[all …]
/sound/isa/sb/
Demu8000_patch.c151 if (sp->v.size == 0) in snd_emu8000_sample_new()
155 if (sp->v.loopstart > sp->v.loopend) in snd_emu8000_sample_new()
156 swap(sp->v.loopstart, sp->v.loopend); in snd_emu8000_sample_new()
159 truesize = sp->v.size; in snd_emu8000_sample_new()
160 if (sp->v.mode_flags & (SNDRV_SFNT_SAMPLE_BIDIR_LOOP|SNDRV_SFNT_SAMPLE_REVERSE_LOOP)) in snd_emu8000_sample_new()
161 truesize += sp->v.loopend - sp->v.loopstart; in snd_emu8000_sample_new()
162 if (sp->v.mode_flags & SNDRV_SFNT_SAMPLE_NO_BLANK) in snd_emu8000_sample_new()
172 if (sp->v.mode_flags & SNDRV_SFNT_SAMPLE_8BITS) { in snd_emu8000_sample_new()
173 if (!access_ok(data, sp->v.size)) in snd_emu8000_sample_new()
176 if (!access_ok(data, sp->v.size * 2)) in snd_emu8000_sample_new()
[all …]
/sound/soc/mxs/
Dmxs-saif.h20 #define BF_SAIF_CTRL_BITCLK_MULT_RATE(v) \ argument
21 (((v) << 27) & BM_SAIF_CTRL_BITCLK_MULT_RATE)
30 #define BF_SAIF_CTRL_DMAWAIT_COUNT(v) \ argument
31 (((v) << 16) & BM_SAIF_CTRL_DMAWAIT_COUNT)
34 #define BF_SAIF_CTRL_CHANNEL_NUM_SELECT(v) \ argument
35 (((v) << 14) & BM_SAIF_CTRL_CHANNEL_NUM_SELECT)
44 #define BF_SAIF_CTRL_WORD_LENGTH(v) \ argument
45 (((v) << 4) & BM_SAIF_CTRL_WORD_LENGTH)
55 #define BF_SAIF_STAT_RSRVD2(v) \ argument
56 (((v) << 17) & BM_SAIF_STAT_RSRVD2)
[all …]
/sound/soc/sunxi/
Dsun4i-spdif.c29 #define SUN4I_SPDIF_CTL_MCLKDIV(v) ((v) << 4) /* v even */ argument
38 #define SUN4I_SPDIF_TXCFG_TXRATIO(v) ((v) << 4) argument
61 #define SUN4I_SPDIF_FCTL_TXTL(v) ((v) << 8) argument
63 #define SUN4I_SPDIF_FCTL_RXTL(v) ((v) << 3) argument
66 #define SUN4I_SPDIF_FCTL_RXOM(v) ((v) << 0) argument
73 #define SUN50I_H6_SPDIF_FCTL_TXTL(v) ((v) << 12) argument
75 #define SUN50I_H6_SPDIF_FCTL_RXTL(v) ((v) << 4) argument
78 #define SUN50I_H6_SPDIF_FCTL_RXOM(v) ((v) << 0) argument
116 #define SUN4I_SPDIF_TXCHSTA0_CLK(v) ((v) << 28) argument
117 #define SUN4I_SPDIF_TXCHSTA0_SAMFREQ(v) ((v) << 24) argument
[all …]
/sound/synth/emux/
Dsoundfont.c358 init_voice_info(&zp->v); in sf_zone_new()
438 zp->v.low == map.map_key && in load_map()
439 zp->v.start == map.src_instr && in load_map()
440 zp->v.end == map.src_bank && in load_map()
441 zp->v.fixkey == map.src_key) { in load_map()
464 zp->v.low = map.map_key; in load_map()
465 zp->v.high = map.map_key; in load_map()
467 zp->v.start = map.src_instr; in load_map()
468 zp->v.end = map.src_bank; in load_map()
469 zp->v.fixkey = map.src_key; in load_map()
[all …]
/sound/usb/
Dvalidate.c18 bool (*func)(const void *p, const struct usb_desc_validator *v);
26 const struct usb_desc_validator *v) in validate_uac1_header() argument
36 const struct usb_desc_validator *v) in validate_mixer_unit() argument
48 switch (v->protocol) { in validate_mixer_unit()
70 const struct usb_desc_validator *v) in validate_processing_unit() argument
81 switch (v->protocol) { in validate_processing_unit()
94 if (v->type == UAC2_PROCESSING_UNIT_V2) in validate_processing_unit()
108 switch (v->protocol) { in validate_processing_unit()
111 if (v->type == UAC1_EXTENSION_UNIT) in validate_processing_unit()
126 if (v->type == UAC2_EXTENSION_UNIT_V2) in validate_processing_unit()
[all …]
/sound/aoa/codecs/
Donyx.c67 s32 v; in onyx_read_register() local
73 v = i2c_smbus_read_byte_data(onyx->i2c, reg); in onyx_read_register()
74 if (v < 0) { in onyx_read_register()
78 *value = (u8)v; in onyx_read_register()
214 u8 v, n; in onyx_snd_inputgain_put() local
220 onyx_read_register(onyx, ONYX_REG_ADC_CONTROL, &v); in onyx_snd_inputgain_put()
221 n = v; in onyx_snd_inputgain_put()
228 return n != v; in onyx_snd_inputgain_put()
252 s8 v; in onyx_snd_capture_source_get() local
255 onyx_read_register(onyx, ONYX_REG_ADC_CONTROL, &v); in onyx_snd_capture_source_get()
[all …]
/sound/soc/uniphier/
Daio-core.c111 u32 v; in aio_chip_set_pll() local
137 v = A2APLLCTR1_APLLX_36MHZ; in aio_chip_set_pll()
140 v = A2APLLCTR1_APLLX_33MHZ; in aio_chip_set_pll()
149 v << shift); in aio_chip_set_pll()
333 u32 v; in aio_port_set_rate() local
338 v = OPORTMXCTR1_FSSEL_8; in aio_port_set_rate()
341 v = OPORTMXCTR1_FSSEL_11_025; in aio_port_set_rate()
344 v = OPORTMXCTR1_FSSEL_12; in aio_port_set_rate()
347 v = OPORTMXCTR1_FSSEL_16; in aio_port_set_rate()
350 v = OPORTMXCTR1_FSSEL_22_05; in aio_port_set_rate()
[all …]
/sound/pci/au88x0/
Dau88x0_a3d.c475 static void a3dsrc_ZeroStateA3D(a3dsrc_t *a, vortex_t *v) in a3dsrc_ZeroStateA3D() argument
480 dev_err(v->card->dev, in a3dsrc_ZeroStateA3D()
542 static void vortex_A3dSourceHw_Initialize(vortex_t * v, int source, int slice) in vortex_A3dSourceHw_Initialize() argument
544 a3dsrc_t *a3dsrc = &(v->a3d[source + (slice * 4)]); in vortex_A3dSourceHw_Initialize()
547 a3dsrc->vortex = (void *)v; in vortex_A3dSourceHw_Initialize()
555 static int Vort3DRend_Initialize(vortex_t * v, unsigned short mode) in Vort3DRend_Initialize() argument
557 v->xt_mode = mode; /* this_14 */ in Vort3DRend_Initialize()
559 vortex_XtalkHw_init(v); in Vort3DRend_Initialize()
560 vortex_XtalkHw_SetGainsAllChan(v); in Vort3DRend_Initialize()
561 switch (v->xt_mode) { in Vort3DRend_Initialize()
[all …]
/sound/pci/hda/
Dpatch_realtek.c1259 .v.func = alc_fixup_gpio1,
1263 .v.func = alc_fixup_gpio2,
1267 .v.verbs = (const struct hda_verb[]) {
1277 .v.pins = (const struct hda_pintbl[]) {
1287 .v.pins = (const struct hda_pintbl[]) {
1295 .v.pins = (const struct hda_pintbl[]) {
1305 .v.verbs = (const struct hda_verb[]) {
1314 .v.verbs = (const struct hda_verb[]) {
1325 .v.func = alc880_fixup_vol_knob,
1330 .v.pins = (const struct hda_pintbl[]) {
[all …]
Dpatch_sigmatel.c1373 .v.pins = ref9200_pin_configs,
1377 .v.pins = oqo9200_pin_configs,
1383 .v.pins = dell9200_d21_pin_configs,
1387 .v.pins = dell9200_d22_pin_configs,
1391 .v.pins = dell9200_d23_pin_configs,
1395 .v.pins = dell9200_m21_pin_configs,
1399 .v.pins = dell9200_m22_pin_configs,
1403 .v.pins = dell9200_m23_pin_configs,
1407 .v.pins = dell9200_m24_pin_configs,
1411 .v.pins = dell9200_m25_pin_configs,
[all …]
/sound/soc/ti/
Ddavinci-i2s.c64 #define DAVINCI_MCBSP_SPCR_RINTM(v) ((v) << 4) argument
66 #define DAVINCI_MCBSP_SPCR_XINTM(v) ((v) << 20) argument
71 #define DAVINCI_MCBSP_RCR_RWDLEN1(v) ((v) << 5) argument
72 #define DAVINCI_MCBSP_RCR_RFRLEN1(v) ((v) << 8) argument
73 #define DAVINCI_MCBSP_RCR_RDATDLY(v) ((v) << 16) argument
75 #define DAVINCI_MCBSP_RCR_RWDLEN2(v) ((v) << 21) argument
76 #define DAVINCI_MCBSP_RCR_RFRLEN2(v) ((v) << 24) argument
79 #define DAVINCI_MCBSP_XCR_XWDLEN1(v) ((v) << 5) argument
80 #define DAVINCI_MCBSP_XCR_XFRLEN1(v) ((v) << 8) argument
81 #define DAVINCI_MCBSP_XCR_XDATDLY(v) ((v) << 16) argument
[all …]
/sound/pci/asihpi/
Dhpi_version.h27 #define HPI_VER_MAJOR(v) ((int)(v >> 16)) argument
29 #define HPI_VER_MINOR(v) ((int)((v >> 8) & 0xFF)) argument
31 #define HPI_VER_RELEASE(v) ((int)(v & 0xFF)) argument
/sound/soc/bcm/
Dbcm2835-i2s.c69 #define BCM2835_I2S_RXTHR(v) ((v) << 7) argument
70 #define BCM2835_I2S_TXTHR(v) ((v) << 5) argument
86 #define BCM2835_I2S_FLEN(v) ((v) << 10) argument
87 #define BCM2835_I2S_FSLEN(v) (v) argument
91 #define BCM2835_I2S_CHPOS(v) ((v) << 4) argument
92 #define BCM2835_I2S_CHWID(v) (v) argument
93 #define BCM2835_I2S_CH1(v) ((v) << 16) argument
94 #define BCM2835_I2S_CH2(v) (v) argument
95 #define BCM2835_I2S_CH1_POS(v) BCM2835_I2S_CH1(BCM2835_I2S_CHPOS(v)) argument
96 #define BCM2835_I2S_CH2_POS(v) BCM2835_I2S_CH2(BCM2835_I2S_CHPOS(v)) argument
[all …]
/sound/aoa/core/
Dgpio-feature.c127 #define SWITCH_GPIO(name, v, on) \ argument
128 (((v)&~1) | ((on)? \
135 int v; \
142 v = pmac_call_feature(PMAC_FTR_READ_GPIO, NULL, \
147 v = SWITCH_GPIO(name##_mute, v, !on); \
150 name##_mute_gpio, v); \
168 int v; in ftr_gpio_set_hw_reset() local
174 v = pmac_call_feature(PMAC_FTR_READ_GPIO, NULL, in ftr_gpio_set_hw_reset()
176 v = SWITCH_GPIO(hw_reset, v, on); in ftr_gpio_set_hw_reset()
178 hw_reset_gpio, v); in ftr_gpio_set_hw_reset()
[all …]
/sound/sparc/
Ddbri.c214 #define CS4215_LO(v) v /* Left Output Attenuation 0x3f: -94.5 dB */ argument
219 #define CS4215_RO(v) v /* Right Output Attenuation 0x3f: -94.5 dB */ argument
224 #define CS4215_LG(v) v /* Left Gain Setting 0xf: 22.5 dB */ argument
231 #define CS4215_RG(v) v /* Right Gain Setting 0xf: 22.5 dB */ argument
232 #define CS4215_MA(v) (v<<4) /* Monitor Path Attenuation 0xf: mute */ argument
379 #define D_PIPE(v) ((v)<<0) /* Pipe No.: 0-15 long, 16-21 short */ argument
395 #define D_SDP_MODE(v) ((v)&(7<<13)) argument
410 #define D_DTS_PRVIN(v) ((v)<<10) /* Previous In Pipe */ argument
411 #define D_DTS_PRVOUT(v) ((v)<<5) /* Previous Out Pipe */ argument
414 #define D_TS_LEN(v) ((v)<<24) /* Number of bits in this time slot */ argument
[all …]
/sound/pci/cs5535audio/
Dcs5535audio_olpc.c71 static int olpc_dc_get(struct snd_kcontrol *kctl, struct snd_ctl_elem_value *v) in olpc_dc_get() argument
73 v->value.integer.value[0] = gpio_get_value(OLPC_GPIO_MIC_AC); in olpc_dc_get()
77 static int olpc_dc_put(struct snd_kcontrol *kctl, struct snd_ctl_elem_value *v) in olpc_dc_put() argument
81 olpc_analog_input(cs5535au->ac97, v->value.integer.value[0]); in olpc_dc_put()
95 static int olpc_mic_get(struct snd_kcontrol *kctl, struct snd_ctl_elem_value *v) in olpc_mic_get() argument
102 v->value.integer.value[0] = i ? 0 : 1; in olpc_mic_get()
106 static int olpc_mic_put(struct snd_kcontrol *kctl, struct snd_ctl_elem_value *v) in olpc_mic_put() argument
110 olpc_mic_bias(cs5535au->ac97, v->value.integer.value[0]); in olpc_mic_put()

1234