• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 // SPDX-License-Identifier: GPL-2.0-only
2 /*
3  * Copyright (C) 2013 Red Hat
4  * Author: Rob Clark <robdclark@gmail.com>
5  */
6 
7 /* For debugging crashes, userspace can:
8  *
9  *   tail -f /sys/kernel/debug/dri/<minor>/rd > logfile.rd
10  *
11  * to log the cmdstream in a format that is understood by freedreno/cffdump
12  * utility.  By comparing the last successfully completed fence #, to the
13  * cmdstream for the next fence, you can narrow down which process and submit
14  * caused the gpu crash/lockup.
15  *
16  * Additionally:
17  *
18  *   tail -f /sys/kernel/debug/dri/<minor>/hangrd > logfile.rd
19  *
20  * will capture just the cmdstream from submits which triggered a GPU hang.
21  *
22  * This bypasses drm_debugfs_create_files() mainly because we need to use
23  * our own fops for a bit more control.  In particular, we don't want to
24  * do anything if userspace doesn't have the debugfs file open.
25  *
26  * The module-param "rd_full", which defaults to false, enables snapshotting
27  * all (non-written) buffers in the submit, rather than just cmdstream bo's.
28  * This is useful to capture the contents of (for example) vbo's or textures,
29  * or shader programs (if not emitted inline in cmdstream).
30  */
31 
32 #include <linux/circ_buf.h>
33 #include <linux/debugfs.h>
34 #include <linux/kfifo.h>
35 #include <linux/uaccess.h>
36 #include <linux/wait.h>
37 
38 #include <drm/drm_file.h>
39 
40 #include "msm_drv.h"
41 #include "msm_gpu.h"
42 #include "msm_gem.h"
43 
44 bool rd_full = false;
45 MODULE_PARM_DESC(rd_full, "If true, $debugfs/.../rd will snapshot all buffer contents");
46 module_param_named(rd_full, rd_full, bool, 0600);
47 
48 #ifdef CONFIG_DEBUG_FS
49 
50 enum rd_sect_type {
51 	RD_NONE,
52 	RD_TEST,       /* ascii text */
53 	RD_CMD,        /* ascii text */
54 	RD_GPUADDR,    /* u32 gpuaddr, u32 size */
55 	RD_CONTEXT,    /* raw dump */
56 	RD_CMDSTREAM,  /* raw dump */
57 	RD_CMDSTREAM_ADDR, /* gpu addr of cmdstream */
58 	RD_PARAM,      /* u32 param_type, u32 param_val, u32 bitlen */
59 	RD_FLUSH,      /* empty, clear previous params */
60 	RD_PROGRAM,    /* shader program, raw dump */
61 	RD_VERT_SHADER,
62 	RD_FRAG_SHADER,
63 	RD_BUFFER_CONTENTS,
64 	RD_GPU_ID,
65 };
66 
67 #define BUF_SZ 512  /* should be power of 2 */
68 
69 /* space used: */
70 #define circ_count(circ) \
71 	(CIRC_CNT((circ)->head, (circ)->tail, BUF_SZ))
72 #define circ_count_to_end(circ) \
73 	(CIRC_CNT_TO_END((circ)->head, (circ)->tail, BUF_SZ))
74 /* space available: */
75 #define circ_space(circ) \
76 	(CIRC_SPACE((circ)->head, (circ)->tail, BUF_SZ))
77 #define circ_space_to_end(circ) \
78 	(CIRC_SPACE_TO_END((circ)->head, (circ)->tail, BUF_SZ))
79 
80 struct msm_rd_state {
81 	struct drm_device *dev;
82 
83 	bool open;
84 
85 	/* current submit to read out: */
86 	struct msm_gem_submit *submit;
87 
88 	/* fifo access is synchronized on the producer side by
89 	 * gpu->lock held by submit code (otherwise we could
90 	 * end up w/ cmds logged in different order than they
91 	 * were executed).  And read_lock synchronizes the reads
92 	 */
93 	struct mutex read_lock;
94 
95 	wait_queue_head_t fifo_event;
96 	struct circ_buf fifo;
97 
98 	char buf[BUF_SZ];
99 };
100 
rd_write(struct msm_rd_state * rd,const void * buf,int sz)101 static void rd_write(struct msm_rd_state *rd, const void *buf, int sz)
102 {
103 	struct circ_buf *fifo = &rd->fifo;
104 	const char *ptr = buf;
105 
106 	while (sz > 0) {
107 		char *fptr = &fifo->buf[fifo->head];
108 		int n;
109 
110 		wait_event(rd->fifo_event, circ_space(&rd->fifo) > 0 || !rd->open);
111 		if (!rd->open)
112 			return;
113 
114 		/* Note that smp_load_acquire() is not strictly required
115 		 * as CIRC_SPACE_TO_END() does not access the tail more
116 		 * than once.
117 		 */
118 		n = min(sz, circ_space_to_end(&rd->fifo));
119 		memcpy(fptr, ptr, n);
120 
121 		smp_store_release(&fifo->head, (fifo->head + n) & (BUF_SZ - 1));
122 		sz  -= n;
123 		ptr += n;
124 
125 		wake_up_all(&rd->fifo_event);
126 	}
127 }
128 
rd_write_section(struct msm_rd_state * rd,enum rd_sect_type type,const void * buf,int sz)129 static void rd_write_section(struct msm_rd_state *rd,
130 		enum rd_sect_type type, const void *buf, int sz)
131 {
132 	rd_write(rd, &type, 4);
133 	rd_write(rd, &sz, 4);
134 	rd_write(rd, buf, sz);
135 }
136 
rd_read(struct file * file,char __user * buf,size_t sz,loff_t * ppos)137 static ssize_t rd_read(struct file *file, char __user *buf,
138 		size_t sz, loff_t *ppos)
139 {
140 	struct msm_rd_state *rd = file->private_data;
141 	struct circ_buf *fifo = &rd->fifo;
142 	const char *fptr = &fifo->buf[fifo->tail];
143 	int n = 0, ret = 0;
144 
145 	mutex_lock(&rd->read_lock);
146 
147 	ret = wait_event_interruptible(rd->fifo_event,
148 			circ_count(&rd->fifo) > 0);
149 	if (ret)
150 		goto out;
151 
152 	/* Note that smp_load_acquire() is not strictly required
153 	 * as CIRC_CNT_TO_END() does not access the head more than
154 	 * once.
155 	 */
156 	n = min_t(int, sz, circ_count_to_end(&rd->fifo));
157 	if (copy_to_user(buf, fptr, n)) {
158 		ret = -EFAULT;
159 		goto out;
160 	}
161 
162 	smp_store_release(&fifo->tail, (fifo->tail + n) & (BUF_SZ - 1));
163 	*ppos += n;
164 
165 	wake_up_all(&rd->fifo_event);
166 
167 out:
168 	mutex_unlock(&rd->read_lock);
169 	if (ret)
170 		return ret;
171 	return n;
172 }
173 
rd_open(struct inode * inode,struct file * file)174 static int rd_open(struct inode *inode, struct file *file)
175 {
176 	struct msm_rd_state *rd = inode->i_private;
177 	struct drm_device *dev = rd->dev;
178 	struct msm_drm_private *priv = dev->dev_private;
179 	struct msm_gpu *gpu = priv->gpu;
180 	uint64_t val;
181 	uint32_t gpu_id;
182 	int ret = 0;
183 
184 	if (!gpu)
185 		return -ENODEV;
186 
187 	mutex_lock(&gpu->lock);
188 
189 	if (rd->open) {
190 		ret = -EBUSY;
191 		goto out;
192 	}
193 
194 	file->private_data = rd;
195 	rd->open = true;
196 
197 	/* Reset fifo to clear any previously unread data: */
198 	rd->fifo.head = rd->fifo.tail = 0;
199 
200 	/* the parsing tools need to know gpu-id to know which
201 	 * register database to load.
202 	 */
203 	gpu->funcs->get_param(gpu, MSM_PARAM_GPU_ID, &val);
204 	gpu_id = val;
205 
206 	rd_write_section(rd, RD_GPU_ID, &gpu_id, sizeof(gpu_id));
207 
208 out:
209 	mutex_unlock(&gpu->lock);
210 	return ret;
211 }
212 
rd_release(struct inode * inode,struct file * file)213 static int rd_release(struct inode *inode, struct file *file)
214 {
215 	struct msm_rd_state *rd = inode->i_private;
216 
217 	rd->open = false;
218 	wake_up_all(&rd->fifo_event);
219 
220 	return 0;
221 }
222 
223 
224 static const struct file_operations rd_debugfs_fops = {
225 	.owner = THIS_MODULE,
226 	.open = rd_open,
227 	.read = rd_read,
228 	.llseek = no_llseek,
229 	.release = rd_release,
230 };
231 
232 
rd_cleanup(struct msm_rd_state * rd)233 static void rd_cleanup(struct msm_rd_state *rd)
234 {
235 	if (!rd)
236 		return;
237 
238 	mutex_destroy(&rd->read_lock);
239 	kfree(rd);
240 }
241 
rd_init(struct drm_minor * minor,const char * name)242 static struct msm_rd_state *rd_init(struct drm_minor *minor, const char *name)
243 {
244 	struct msm_rd_state *rd;
245 
246 	rd = kzalloc(sizeof(*rd), GFP_KERNEL);
247 	if (!rd)
248 		return ERR_PTR(-ENOMEM);
249 
250 	rd->dev = minor->dev;
251 	rd->fifo.buf = rd->buf;
252 
253 	mutex_init(&rd->read_lock);
254 
255 	init_waitqueue_head(&rd->fifo_event);
256 
257 	debugfs_create_file(name, S_IFREG | S_IRUGO, minor->debugfs_root, rd,
258 			    &rd_debugfs_fops);
259 
260 	return rd;
261 }
262 
msm_rd_debugfs_init(struct drm_minor * minor)263 int msm_rd_debugfs_init(struct drm_minor *minor)
264 {
265 	struct msm_drm_private *priv = minor->dev->dev_private;
266 	struct msm_rd_state *rd;
267 	int ret;
268 
269 	/* only create on first minor: */
270 	if (priv->rd)
271 		return 0;
272 
273 	rd = rd_init(minor, "rd");
274 	if (IS_ERR(rd)) {
275 		ret = PTR_ERR(rd);
276 		goto fail;
277 	}
278 
279 	priv->rd = rd;
280 
281 	rd = rd_init(minor, "hangrd");
282 	if (IS_ERR(rd)) {
283 		ret = PTR_ERR(rd);
284 		goto fail;
285 	}
286 
287 	priv->hangrd = rd;
288 
289 	return 0;
290 
291 fail:
292 	msm_rd_debugfs_cleanup(priv);
293 	return ret;
294 }
295 
msm_rd_debugfs_cleanup(struct msm_drm_private * priv)296 void msm_rd_debugfs_cleanup(struct msm_drm_private *priv)
297 {
298 	rd_cleanup(priv->rd);
299 	priv->rd = NULL;
300 
301 	rd_cleanup(priv->hangrd);
302 	priv->hangrd = NULL;
303 }
304 
snapshot_buf(struct msm_rd_state * rd,struct msm_gem_submit * submit,int idx,uint64_t iova,uint32_t size,bool full)305 static void snapshot_buf(struct msm_rd_state *rd,
306 		struct msm_gem_submit *submit, int idx,
307 		uint64_t iova, uint32_t size, bool full)
308 {
309 	struct msm_gem_object *obj = submit->bos[idx].obj;
310 	unsigned offset = 0;
311 	const char *buf;
312 
313 	if (iova) {
314 		offset = iova - submit->bos[idx].iova;
315 	} else {
316 		iova = submit->bos[idx].iova;
317 		size = obj->base.size;
318 	}
319 
320 	/*
321 	 * Always write the GPUADDR header so can get a complete list of all the
322 	 * buffers in the cmd
323 	 */
324 	rd_write_section(rd, RD_GPUADDR,
325 			(uint32_t[3]){ iova, size, iova >> 32 }, 12);
326 
327 	if (!full)
328 		return;
329 
330 	/* But only dump the contents of buffers marked READ */
331 	if (!(submit->bos[idx].flags & MSM_SUBMIT_BO_READ))
332 		return;
333 
334 	msm_gem_lock(&obj->base);
335 	buf = msm_gem_get_vaddr_active(&obj->base);
336 	if (IS_ERR(buf))
337 		goto out_unlock;
338 
339 	buf += offset;
340 
341 	rd_write_section(rd, RD_BUFFER_CONTENTS, buf, size);
342 
343 	msm_gem_put_vaddr_locked(&obj->base);
344 
345 out_unlock:
346 	msm_gem_unlock(&obj->base);
347 }
348 
349 /* called under gpu->lock */
msm_rd_dump_submit(struct msm_rd_state * rd,struct msm_gem_submit * submit,const char * fmt,...)350 void msm_rd_dump_submit(struct msm_rd_state *rd, struct msm_gem_submit *submit,
351 		const char *fmt, ...)
352 {
353 	struct task_struct *task;
354 	char msg[256];
355 	int i, n;
356 
357 	if (!rd->open)
358 		return;
359 
360 	/* writing into fifo is serialized by caller, and
361 	 * rd->read_lock is used to serialize the reads
362 	 */
363 	WARN_ON(!mutex_is_locked(&submit->gpu->lock));
364 
365 	if (fmt) {
366 		va_list args;
367 
368 		va_start(args, fmt);
369 		n = vscnprintf(msg, sizeof(msg), fmt, args);
370 		va_end(args);
371 
372 		rd_write_section(rd, RD_CMD, msg, ALIGN(n, 4));
373 	}
374 
375 	rcu_read_lock();
376 	task = pid_task(submit->pid, PIDTYPE_PID);
377 	if (task) {
378 		n = scnprintf(msg, sizeof(msg), "%.*s/%d: fence=%u",
379 				TASK_COMM_LEN, task->comm,
380 				pid_nr(submit->pid), submit->seqno);
381 	} else {
382 		n = scnprintf(msg, sizeof(msg), "???/%d: fence=%u",
383 				pid_nr(submit->pid), submit->seqno);
384 	}
385 	rcu_read_unlock();
386 
387 	rd_write_section(rd, RD_CMD, msg, ALIGN(n, 4));
388 
389 	for (i = 0; i < submit->nr_bos; i++)
390 		snapshot_buf(rd, submit, i, 0, 0, should_dump(submit, i));
391 
392 	for (i = 0; i < submit->nr_cmds; i++) {
393 		uint32_t szd  = submit->cmd[i].size; /* in dwords */
394 
395 		/* snapshot cmdstream bo's (if we haven't already): */
396 		if (!should_dump(submit, i)) {
397 			snapshot_buf(rd, submit, submit->cmd[i].idx,
398 					submit->cmd[i].iova, szd * 4, true);
399 		}
400 	}
401 
402 	for (i = 0; i < submit->nr_cmds; i++) {
403 		uint64_t iova = submit->cmd[i].iova;
404 		uint32_t szd  = submit->cmd[i].size; /* in dwords */
405 
406 		switch (submit->cmd[i].type) {
407 		case MSM_SUBMIT_CMD_IB_TARGET_BUF:
408 			/* ignore IB-targets, we've logged the buffer, the
409 			 * parser tool will follow the IB based on the logged
410 			 * buffer/gpuaddr, so nothing more to do.
411 			 */
412 			break;
413 		case MSM_SUBMIT_CMD_CTX_RESTORE_BUF:
414 		case MSM_SUBMIT_CMD_BUF:
415 			rd_write_section(rd, RD_CMDSTREAM_ADDR,
416 				(uint32_t[3]){ iova, szd, iova >> 32 }, 12);
417 			break;
418 		}
419 	}
420 }
421 #endif
422