Searched defs:M (Results 1 – 11 of 11) sorted by relevance
| /arch/mips/include/asm/ |
| D | mips-r2-to-r6-emul.h | 46 #define MIPS_R2_STATS(M) \ argument
61 #define MIPS_R2BR_STATS(M) \ argument
70 #define MIPS_R2_STATS(M) do { } while (0) argument
71 #define MIPS_R2BR_STATS(M) do { } while (0) argument
|
| D | fpu_emulator.h | 157 #define MIPS_FPU_EMU_INC_STATS(M) \ argument
165 #define MIPS_FPU_EMU_INC_STATS(M) do { } while (0) argument
|
| /arch/arm/include/asm/ |
| D | hw_breakpoint.h | 109 #define ARM_DBG_READ(N, M, OP2, VAL) do {\ argument
113 #define ARM_DBG_WRITE(N, M, OP2, VAL) do {\ argument
|
| /arch/mips/mm/ |
| D | uasm-micromips.c | 32 #define M(a, b, c, d, e, f) \ macro
|
| D | uasm-mips.c | 32 #define M(a, b, c, d, e, f) \ macro
|
| /arch/sh/math-emu/ |
| D | math.c | 68 #define CMP_X(SZ,R,M,N) do{ \ argument
72 #define EQ_X(SZ,R,M,N) do{ \ argument
99 #define ARITH_X(SZ,OP,M,N) do{ \ argument
|
| /arch/arm/kernel/ |
| D | hw_breakpoint.c | 48 #define READ_WB_REG_CASE(OP2, M, VAL) \ argument
53 #define WRITE_WB_REG_CASE(OP2, M, VAL) \ argument
|
| /arch/mips/crypto/ |
| D | chacha-core.S | 186 #define AXR(A, B, C, D, K, L, M, N, V, W, Y, Z, S) \ argument
|
| /arch/ia64/kernel/ |
| D | kprobes.c | 30 enum instruction_type {A, I, M, F, B, L, X, u}; enumerator
|
| /arch/sparc/kernel/ |
| D | traps_64.c | 1098 #define M 147 macro
|
| /arch/powerpc/xmon/ |
| D | ppc-opc.c | 2460 #define M(op, rc) (OP (op) | ((rc) & 1)) macro
|