Home
last modified time | relevance | path

Searched refs:MIDR_ALL_VERSIONS (Results 1 – 5 of 5) sorted by relevance

/arch/arm64/kernel/
Dproton-pack.c158 MIDR_ALL_VERSIONS(MIDR_CORTEX_A35), in spectre_v2_get_cpu_hw_mitigation_state()
159 MIDR_ALL_VERSIONS(MIDR_CORTEX_A53), in spectre_v2_get_cpu_hw_mitigation_state()
160 MIDR_ALL_VERSIONS(MIDR_CORTEX_A55), in spectre_v2_get_cpu_hw_mitigation_state()
161 MIDR_ALL_VERSIONS(MIDR_BRAHMA_B53), in spectre_v2_get_cpu_hw_mitigation_state()
162 MIDR_ALL_VERSIONS(MIDR_HISI_TSV110), in spectre_v2_get_cpu_hw_mitigation_state()
163 MIDR_ALL_VERSIONS(MIDR_QCOM_KRYO_2XX_SILVER), in spectre_v2_get_cpu_hw_mitigation_state()
164 MIDR_ALL_VERSIONS(MIDR_QCOM_KRYO_3XX_SILVER), in spectre_v2_get_cpu_hw_mitigation_state()
165 MIDR_ALL_VERSIONS(MIDR_QCOM_KRYO_4XX_SILVER), in spectre_v2_get_cpu_hw_mitigation_state()
328 MIDR_ALL_VERSIONS(MIDR_CORTEX_A57), in has_spectre_v3a()
329 MIDR_ALL_VERSIONS(MIDR_CORTEX_A72), in has_spectre_v3a()
[all …]
Dcpu_errata.c146 .midr_range = MIDR_ALL_VERSIONS(model)
178 MIDR_ALL_VERSIONS(MIDR_BRCM_VULCAN),
179 MIDR_ALL_VERSIONS(MIDR_CAVIUM_THUNDERX2),
207 const struct midr_range range = MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N1); in has_neoverse_n1_erratum_1542419()
351 MIDR_ALL_VERSIONS(MIDR_CORTEX_A57),
352 MIDR_ALL_VERSIONS(MIDR_CORTEX_A72),
377 MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N2),
378 MIDR_ALL_VERSIONS(MIDR_MICROSOFT_AZURE_COBALT_100),
381 MIDR_ALL_VERSIONS(MIDR_CORTEX_A710),
390 MIDR_ALL_VERSIONS(MIDR_NEOVERSE_N2),
[all …]
Dcpufeature.c1625 MIDR_ALL_VERSIONS(MIDR_CAVIUM_THUNDERX2), in unmap_kernel_at_el0()
1626 MIDR_ALL_VERSIONS(MIDR_BRCM_VULCAN), in unmap_kernel_at_el0()
1627 MIDR_ALL_VERSIONS(MIDR_BRAHMA_B53), in unmap_kernel_at_el0()
1628 MIDR_ALL_VERSIONS(MIDR_CORTEX_A35), in unmap_kernel_at_el0()
1629 MIDR_ALL_VERSIONS(MIDR_CORTEX_A53), in unmap_kernel_at_el0()
1630 MIDR_ALL_VERSIONS(MIDR_CORTEX_A55), in unmap_kernel_at_el0()
1631 MIDR_ALL_VERSIONS(MIDR_CORTEX_A57), in unmap_kernel_at_el0()
1632 MIDR_ALL_VERSIONS(MIDR_CORTEX_A72), in unmap_kernel_at_el0()
1633 MIDR_ALL_VERSIONS(MIDR_CORTEX_A73), in unmap_kernel_at_el0()
1634 MIDR_ALL_VERSIONS(MIDR_HISI_TSV110), in unmap_kernel_at_el0()
[all …]
/arch/arm64/kvm/vgic/
Dvgic-v3.c603 MIDR_ALL_VERSIONS(MIDR_APPLE_M1_ICESTORM),
604 MIDR_ALL_VERSIONS(MIDR_APPLE_M1_FIRESTORM),
605 MIDR_ALL_VERSIONS(MIDR_APPLE_M1_ICESTORM_PRO),
606 MIDR_ALL_VERSIONS(MIDR_APPLE_M1_FIRESTORM_PRO),
607 MIDR_ALL_VERSIONS(MIDR_APPLE_M1_ICESTORM_MAX),
608 MIDR_ALL_VERSIONS(MIDR_APPLE_M1_FIRESTORM_MAX),
/arch/arm64/include/asm/
Dcputype.h208 #define MIDR_ALL_VERSIONS(m) MIDR_RANGE(m, 0, 0, 0xf, 0xf) macro