Home
last modified time | relevance | path

Searched refs:cci (Results 1 – 24 of 24) sorted by relevance

/arch/ia64/kernel/
Dtopology.c120 pal_cache_config_info_t cci; member
183 return sprintf(buf, "%u\n", 1 << this_leaf->cci.pcci_line_size); in show_coherency_line_size()
189 return sprintf(buf, "%u\n", this_leaf->cci.pcci_assoc); in show_ways_of_associativity()
196 cache_mattrib[this_leaf->cci.pcci_cache_attr]); in show_attributes()
201 return sprintf(buf, "%uK\n", this_leaf->cci.pcci_cache_size / 1024); in show_size()
206 unsigned number_of_sets = this_leaf->cci.pcci_cache_size; in show_number_of_sets()
207 number_of_sets /= this_leaf->cci.pcci_assoc; in show_number_of_sets()
208 number_of_sets /= 1 << this_leaf->cci.pcci_line_size; in show_number_of_sets()
225 int type = this_leaf->type + this_leaf->cci.pcci_unified; in show_type()
306 pal_cache_config_info_t cci; in cpu_cache_sysfs_init() local
[all …]
Dpalinfo.c215 pal_cache_config_info_t cci; in cache_info() local
230 if ((status=ia64_pal_cache_config_info(i,j, &cci)) != 0) in cache_info()
237 cache_types[j+cci.pcci_unified], i+1, in cache_info()
238 cci.pcci_cache_size); in cache_info()
240 if (cci.pcci_unified) in cache_info()
243 seq_printf(m, "%s\n", cache_mattrib[cci.pcci_cache_attr]); in cache_info()
249 cci.pcci_assoc, in cache_info()
250 1<<cci.pcci_line_size, in cache_info()
251 1<<cci.pcci_stride); in cache_info()
256 cci.pcci_st_latency); in cache_info()
[all …]
Dsetup.c876 pal_cache_config_info_t cci; in get_cache_info() local
893 status = ia64_pal_cache_config_info(l, 2, &cci); in get_cache_info()
900 cci.pcci_stride = I_CACHE_STRIDE_SHIFT; in get_cache_info()
903 cci.pcci_unified = 1; in get_cache_info()
905 if (cci.pcci_stride < ia64_cache_stride_shift) in get_cache_info()
906 ia64_cache_stride_shift = cci.pcci_stride; in get_cache_info()
908 line_size = 1 << cci.pcci_line_size; in get_cache_info()
913 if (!cci.pcci_unified) { in get_cache_info()
915 status = ia64_pal_cache_config_info(l, 1, &cci); in get_cache_info()
921 cci.pcci_stride = I_CACHE_STRIDE_SHIFT; in get_cache_info()
[all …]
/arch/arm/boot/dts/
Dexynos5420-cpus.dtsi63 cci-control-port = <&cci_control1>;
75 cci-control-port = <&cci_control1>;
87 cci-control-port = <&cci_control1>;
99 cci-control-port = <&cci_control1>;
111 cci-control-port = <&cci_control0>;
123 cci-control-port = <&cci_control0>;
135 cci-control-port = <&cci_control0>;
147 cci-control-port = <&cci_control0>;
Dexynos5422-cpus.dtsi62 cci-control-port = <&cci_control0>;
75 cci-control-port = <&cci_control0>;
88 cci-control-port = <&cci_control0>;
101 cci-control-port = <&cci_control0>;
114 cci-control-port = <&cci_control1>;
127 cci-control-port = <&cci_control1>;
140 cci-control-port = <&cci_control1>;
153 cci-control-port = <&cci_control1>;
Dexynos5260.dtsi67 cci-control-port = <&cci_control1>;
74 cci-control-port = <&cci_control1>;
81 cci-control-port = <&cci_control0>;
88 cci-control-port = <&cci_control0>;
95 cci-control-port = <&cci_control0>;
102 cci-control-port = <&cci_control0>;
226 cci: cci@10f00000 { label
227 compatible = "arm,cci-400";
234 compatible = "arm,cci-400-ctrl-if";
240 compatible = "arm,cci-400-ctrl-if";
Dvexpress-v2p-ca15_a7.dts42 cci-control-port = <&cci_control1>;
52 cci-control-port = <&cci_control1>;
62 cci-control-port = <&cci_control2>;
72 cci-control-port = <&cci_control2>;
82 cci-control-port = <&cci_control2>;
161 cci@2c090000 {
162 compatible = "arm,cci-400";
169 compatible = "arm,cci-400-ctrl-if";
175 compatible = "arm,cci-400-ctrl-if";
181 compatible = "arm,cci-400-pmu,r0";
Dmt7629.dtsi32 cci-control-port = <&cci_control2>;
40 cci-control-port = <&cci_control2>;
175 cci: cci@10390000 { label
176 compatible = "arm,cci-400";
183 compatible = "arm,cci-400-ctrl-if";
189 compatible = "arm,cci-400-ctrl-if";
195 compatible = "arm,cci-400-ctrl-if";
201 compatible = "arm,cci-400-pmu,r1";
Dsun9i-a80.dtsi70 cci-control-port = <&cci_control0>;
79 cci-control-port = <&cci_control0>;
88 cci-control-port = <&cci_control0>;
97 cci-control-port = <&cci_control0>;
106 cci-control-port = <&cci_control1>;
115 cci-control-port = <&cci_control1>;
124 cci-control-port = <&cci_control1>;
133 cci-control-port = <&cci_control1>;
551 cci: cci@1c90000 { label
552 compatible = "arm,cci-400";
[all …]
Dsun8i-a83t.dtsi69 cci-control-port = <&cci_control0>;
80 cci-control-port = <&cci_control0>;
91 cci-control-port = <&cci_control0>;
102 cci-control-port = <&cci_control0>;
113 cci-control-port = <&cci_control1>;
124 cci-control-port = <&cci_control1>;
135 cci-control-port = <&cci_control1>;
146 cci-control-port = <&cci_control1>;
405 cci@1790000 {
406 compatible = "arm,cci-400";
[all …]
Dexynos5420.dtsi158 cci: cci@10d20000 { label
159 compatible = "arm,cci-400";
166 compatible = "arm,cci-400-ctrl-if";
171 compatible = "arm,cci-400-ctrl-if";
Dexynos5420-arndale-octa.dts59 &cci {
/arch/arm64/boot/dts/mediatek/
Dmt7622.dtsi82 cci-control-port = <&cci_control2>;
96 cci-control-port = <&cci_control2>;
340 cci: cci@10390000 { label
341 compatible = "arm,cci-400";
348 compatible = "arm,cci-400-ctrl-if";
354 compatible = "arm,cci-400-ctrl-if";
360 compatible = "arm,cci-400-ctrl-if";
366 compatible = "arm,cci-400-pmu,r1";
/arch/ia64/pci/
Dpci.c551 pal_cache_config_info_t cci; in set_pci_dfl_cacheline_size() local
561 /* cache_type (data_or_unified)= */ 2, &cci); in set_pci_dfl_cacheline_size()
567 pci_dfl_cache_line_size = (1 << cci.pcci_line_size) / 4; in set_pci_dfl_cacheline_size()
/arch/arm64/boot/dts/broadcom/northstar2/
Dns2.dtsi443 cci@65590000 {
444 compatible = "arm,cci-400";
451 compatible = "arm,cci-400-pmu,r1",
452 "arm,cci-400-pmu";
/arch/arm64/boot/dts/xilinx/
Dzynqmp.dtsi246 cci: cci@fd6e0000 { label
247 compatible = "arm,cci-400";
254 compatible = "arm,cci-400-pmu,r1";
/arch/arm64/boot/dts/qcom/
Dmsm8916.dtsi1146 cci: cci@1b0c000 { label
1147 compatible = "qcom,msm8916-cci";
1157 "cci", "camss_ahb";
Dsdm630.dtsi1987 cci: cci@ca0c000 { label
1988 compatible = "qcom,msm8996-cci";
2003 "cci",
Dmsm8996.dtsi1936 cci: cci@a0c000 { label
1937 compatible = "qcom,msm8996-cci";
1949 "cci",
Dapq8016-sbc.dts268 &cci {
Dsdm845-db845c.dts1112 &cci {
Dsdm845.dtsi4060 cci: cci@ac4a000 { label
4061 compatible = "qcom,sdm845-cci";
4079 "cci",
/arch/arm64/boot/dts/hisilicon/
Dhi6220.dtsi372 dma-no-cci;
Dhi3660.dtsi566 dma-no-cci;