Home
last modified time | relevance | path

Searched refs:__phy_modify (Results 1 – 9 of 9) sorted by relevance

/drivers/net/phy/
Dmotorcomm.c83 ret = __phy_modify(phydev, YT8511_PAGE, (YT8511_DELAY_RX | YT8511_DELAY_GE_TX_EN), ge); in yt8511_config_init()
88 ret = __phy_modify(phydev, YT8511_PAGE, 0, YT8511_CLK_125M); in yt8511_config_init()
97 ret = __phy_modify(phydev, YT8511_PAGE, YT8511_DELAY_FE_TX_EN, fe); in yt8511_config_init()
106 ret = __phy_modify(phydev, YT8511_PAGE, 0, YT8511_PLLON_SLP); in yt8511_config_init()
Dicplus.c247 err = __phy_modify(phydev, IP101G_DIGITAL_IO_SPEC_CTRL, in ip101a_g_config_intr_pin()
254 err = __phy_modify(phydev, IP101G_DIGITAL_IO_SPEC_CTRL, in ip101a_g_config_intr_pin()
373 ret = __phy_modify(phydev, IP10XX_SPEC_CTRL_STATUS, in ip101a_g_config_mdix()
378 ret = __phy_modify(phydev, IP101A_G_PHY_SPEC_CTRL, in ip101a_g_config_mdix()
Dphy-core.c610 int __phy_modify(struct phy_device *phydev, u32 regnum, u16 mask, u16 set) in __phy_modify() function
618 EXPORT_SYMBOL_GPL(__phy_modify);
636 ret = __phy_modify(phydev, regnum, mask, set); in phy_modify()
Dmarvell.c1818 err = __phy_modify(phydev, MII_88E1318S_PHY_LED_TCR, in m88e1318_set_wol()
1860 err = __phy_modify(phydev, MII_88E1318S_PHY_WOL_CTRL, in m88e1318_set_wol()
1873 err = __phy_modify(phydev, MII_88E1318S_PHY_WOL_CTRL, 0, in m88e1318_set_wol()
1884 err = __phy_modify(phydev, MII_88E1318S_PHY_WOL_CTRL, in m88e1318_set_wol()
2850 ret = __phy_modify(phydev, MII_88E1510_GEN_CTRL_REG_1, in m88e1510_sfp_insert()
2872 ret = __phy_modify(phydev, MII_88E1510_GEN_CTRL_REG_1, in m88e1510_sfp_remove()
Drealtek.c467 ret = __phy_modify(phydev, 0x1c, RTL8211E_CTRL_DELAY in rtl8211e_config_init()
Dat803x.c261 return __phy_modify(phydev, AT803X_REG_CHIP_CONFIG, mask, set); in at803x_write_page()
/drivers/power/reset/
Dlinkstation-poweroff.c56 __phy_modify(phydev, MII_PHY_LED_CTRL, LEDMASK, LED2_FORCE_ON); in linkstation_mvphy_reg_intn()
59 __phy_modify(phydev, MII_88E1318S_PHY_LED_TCR, in linkstation_mvphy_reg_intn()
95 __phy_modify(phydev, MII_PHY_LED_POL_CTRL, in readynas_mvphy_set_reg()
/drivers/net/ethernet/realtek/
Dr8169_phy_config.c26 __phy_modify(phydev, reg, mask, val); in r8168d_modify_extpage()
37 __phy_modify(phydev, 0x06, mask, val); in r8168d_phy_param()
48 __phy_modify(phydev, 0x14, mask, val); in r8168g_phy_param()
/drivers/net/phy/mscc/
Dmscc_main.c1557 __phy_modify(phydev, MSCC_PHY_GPIO_CONTROL_2, in vsc85xx_coma_mode_release()