Home
last modified time | relevance | path

Searched refs:gbase (Results 1 – 5 of 5) sorted by relevance

/drivers/net/ethernet/microchip/sparx5/
Dsparx5_main.h322 int gbase, int ginst, in spx5_offset() argument
330 return gbase + ((ginst) * gwidth) + in spx5_offset()
339 int gbase, int ginst, in spx5_addr() argument
348 gbase + ((ginst) * gwidth) + in spx5_addr()
353 int gbase, int ginst, in spx5_inst_addr() argument
361 gbase + ((ginst) * gwidth) + in spx5_inst_addr()
366 int gbase, int ginst, int gcnt, int gwidth, in spx5_rd() argument
369 return readl(spx5_addr(sparx5->regs, id, tinst, tcnt, gbase, ginst, in spx5_rd()
374 int gbase, int ginst, int gcnt, int gwidth, in spx5_inst_rd() argument
377 return readl(spx5_inst_addr(iomem, gbase, ginst, in spx5_inst_rd()
[all …]
/drivers/phy/microchip/
Dsparx5_serdes.h53 int gbase, int ginst, in sdx5_addr() argument
62 gbase + ((ginst) * gwidth) + in sdx5_addr()
67 int gbase, int ginst, in sdx5_inst_baseaddr() argument
75 gbase + ((ginst) * gwidth) + in sdx5_inst_baseaddr()
81 int gbase, int ginst, int gcnt, int gwidth, in sdx5_rmw() argument
87 gbase, ginst, gcnt, gwidth, in sdx5_rmw()
96 int gbase, int ginst, int gcnt, int gwidth, in sdx5_inst_rmw() argument
102 gbase, ginst, gcnt, gwidth, in sdx5_inst_rmw()
126 int gbase, in sdx5_inst_addr() argument
131 return sdx5_inst_baseaddr(iomem, gbase, ginst, gcnt, gwidth, in sdx5_inst_addr()
/drivers/clk/berlin/
Dbg2.c87 static void __iomem *gbase; variable
510 gbase = of_iomap(parent_np, 0); in berlin2_clock_setup()
512 if (!gbase) in berlin2_clock_setup()
529 ret = berlin2_pll_register(&bg2_pll_map, gbase + REG_SYSPLLCTL0, in berlin2_clock_setup()
534 ret = berlin2_pll_register(&bg2_pll_map, gbase + REG_MEMPLLCTL0, in berlin2_clock_setup()
539 ret = berlin2_pll_register(&bg2_pll_map, gbase + REG_CPUPLLCTL0, in berlin2_clock_setup()
548 ret = berlin2_avpll_vco_register(gbase + REG_AVPLLCTL0, "avpll_vcoA", in berlin2_clock_setup()
554 ret = berlin2_avpll_channel_register(gbase + REG_AVPLLCTL0, in berlin2_clock_setup()
561 ret = berlin2_avpll_vco_register(gbase + REG_AVPLLCTL31, "avpll_vcoB", in berlin2_clock_setup()
568 ret = berlin2_avpll_channel_register(gbase + REG_AVPLLCTL31, in berlin2_clock_setup()
[all …]
Dbg2q.c41 static void __iomem *gbase; variable
296 gbase = of_iomap(parent_np, 0); in berlin2q_clock_setup()
297 if (!gbase) { in berlin2q_clock_setup()
308 iounmap(gbase); in berlin2q_clock_setup()
320 ret = berlin2_pll_register(&bg2q_pll_map, gbase + REG_SYSPLLCTL0, in berlin2q_clock_setup()
345 hws[CLKID_SYS + n] = berlin2_div_register(&dd->map, gbase, in berlin2q_clock_setup()
355 gd->parent_name, gd->flags, gbase + REG_CLKENABLE, in berlin2q_clock_setup()
383 iounmap(gbase); in berlin2q_clock_setup()
/drivers/mfd/
Dlpc_ich.c92 int gbase; /* GPIO base */ member
970 pci_read_config_dword(dev, priv->gbase, &base_addr_cfg); in lpc_ich_init_gpio()
1231 priv->gbase = GPIOBASE_ICH0; in lpc_ich_probe()
1234 priv->gbase = GPIOBASE_ICH6; in lpc_ich_probe()