Home
last modified time | relevance | path

Searched refs:num_types (Results 1 – 25 of 55) sorted by relevance

123

/drivers/gpu/drm/amd/amdgpu/
Damdgpu_irq.c159 if (!src || !src->funcs->set || !src->num_types) in amdgpu_irq_disable_all()
162 for (k = 0; k < src->num_types; ++k) { in amdgpu_irq_disable_all()
462 if (source->num_types && !source->enabled_types) { in amdgpu_irq_add_id()
465 types = kcalloc(source->num_types, sizeof(atomic_t), in amdgpu_irq_add_id()
606 for (k = 0; k < src->num_types; k++) in amdgpu_irq_gpu_reset_resume_helper()
630 if (type >= src->num_types) in amdgpu_irq_get()
660 if (type >= src->num_types) in amdgpu_irq_put()
691 if (type >= src->num_types) in amdgpu_irq_enabled()
Damdgpu_pmu.c94 unsigned int num_types; member
140 .num_types = ARRAY_SIZE(vega20_types)
175 .num_types = 0
205 .num_types = ARRAY_SIZE(arcturus_types)
501 for (i = 0; i < config->num_types; i++) { in init_pmu_entry_by_type_and_add()
Dmxgpu_ai.c336 adev->virt.ack_irq.num_types = 1; in xgpu_ai_mailbox_set_irq_funcs()
338 adev->virt.rcv_irq.num_types = 1; in xgpu_ai_mailbox_set_irq_funcs()
Dmxgpu_nv.c368 adev->virt.ack_irq.num_types = 1; in xgpu_nv_mailbox_set_irq_funcs()
370 adev->virt.rcv_irq.num_types = 1; in xgpu_nv_mailbox_set_irq_funcs()
Damdgpu_irq.h62 unsigned num_types; member
Dmxgpu_vi.c572 adev->virt.ack_irq.num_types = 1; in xgpu_vi_mailbox_set_irq_funcs()
574 adev->virt.rcv_irq.num_types = 1; in xgpu_vi_mailbox_set_irq_funcs()
Dnbio_v7_4.c541 adev->nbio.ras_controller_irq.num_types = 1; in nbio_v7_4_init_ras_controller_interrupt()
559 adev->nbio.ras_err_event_athub_irq.num_types = 1; in nbio_v7_4_init_ras_err_event_athub_interrupt()
Dsdma_v4_0.c2621 adev->sdma.trap_irq.num_types = adev->sdma.num_instances; in sdma_v4_0_set_irq_funcs()
2622 adev->sdma.ecc_irq.num_types = adev->sdma.num_instances; in sdma_v4_0_set_irq_funcs()
2627 adev->sdma.vm_hole_irq.num_types = adev->sdma.num_instances; in sdma_v4_0_set_irq_funcs()
2628 adev->sdma.doorbell_invalid_irq.num_types = adev->sdma.num_instances; in sdma_v4_0_set_irq_funcs()
2629 adev->sdma.pool_timeout_irq.num_types = adev->sdma.num_instances; in sdma_v4_0_set_irq_funcs()
2630 adev->sdma.srbm_write_irq.num_types = adev->sdma.num_instances; in sdma_v4_0_set_irq_funcs()
Duvd_v6_0.c415 adev->uvd.inst->irq.num_types = 1; in uvd_v6_0_sw_init()
1664 adev->uvd.inst->irq.num_types = adev->uvd.num_enc_rings + 1; in uvd_v6_0_set_irq_funcs()
1666 adev->uvd.inst->irq.num_types = 1; in uvd_v6_0_set_irq_funcs()
Dgmc_v10_0.c179 adev->gmc.vm_fault.num_types = 1; in gmc_v10_0_set_irq_funcs()
183 adev->gmc.ecc_irq.num_types = 1; in gmc_v10_0_set_irq_funcs()
Djpeg_v3_0.c597 adev->jpeg.inst->irq.num_types = 1; in jpeg_v3_0_set_irq_funcs()
Dvce_v2_0.c670 adev->vce.irq.num_types = 1; in vce_v2_0_set_irq_funcs()
Dgmc_v9_0.c661 adev->gmc.vm_fault.num_types = 1; in gmc_v9_0_set_irq_funcs()
666 adev->gmc.ecc_irq.num_types = 1; in gmc_v9_0_set_irq_funcs()
Djpeg_v2_5.c675 adev->jpeg.inst[i].irq.num_types = 1; in jpeg_v2_5_set_irq_funcs()
Dvega10_ih.c460 adev->irq.self_irq.num_types = 0; in vega10_ih_set_self_irq_funcs()
Duvd_v4_2.c802 adev->uvd.inst->irq.num_types = 1; in uvd_v4_2_set_irq_funcs()
Duvd_v3_1.c529 adev->uvd.inst->irq.num_types = 1; in uvd_v3_1_set_irq_funcs()
Dvega20_ih.c512 adev->irq.self_irq.num_types = 0; in vega20_ih_set_self_irq_funcs()
Duvd_v5_0.c910 adev->uvd.inst->irq.num_types = 1; in uvd_v5_0_set_irq_funcs()
Djpeg_v2_0.c821 adev->jpeg.inst->irq.num_types = 1; in jpeg_v2_0_set_irq_funcs()
Dnavi10_ih.c541 adev->irq.self_irq.num_types = 0; in navi10_ih_set_self_irq_funcs()
/drivers/gpu/drm/i915/gvt/
Dvgpu.c109 unsigned int num_types; in intel_gvt_init_vgpu_types() local
127 num_types = ARRAY_SIZE(vgpu_types); in intel_gvt_init_vgpu_types()
129 gvt->types = kcalloc(num_types, sizeof(struct intel_vgpu_type), in intel_gvt_init_vgpu_types()
135 for (i = 0; i < num_types; ++i) { in intel_gvt_init_vgpu_types()
168 gvt->num_types = i; in intel_gvt_init_vgpu_types()
193 for (i = 0; i < gvt->num_types; i++) { in intel_gvt_update_vgpu_types()
Dgvt.h321 unsigned int num_types; member
/drivers/gpu/drm/amd/display/amdgpu_dm/
Damdgpu_dm_irq.c847 adev->crtc_irq.num_types = adev->mode_info.num_crtc; in amdgpu_dm_set_irq_funcs()
850 adev->vline0_irq.num_types = adev->mode_info.num_crtc; in amdgpu_dm_set_irq_funcs()
853 adev->dmub_outbox_irq.num_types = 1; in amdgpu_dm_set_irq_funcs()
856 adev->vupdate_irq.num_types = adev->mode_info.num_crtc; in amdgpu_dm_set_irq_funcs()
859 adev->dmub_trace_irq.num_types = 1; in amdgpu_dm_set_irq_funcs()
862 adev->pageflip_irq.num_types = adev->mode_info.num_crtc; in amdgpu_dm_set_irq_funcs()
865 adev->hpd_irq.num_types = adev->mode_info.num_hpd; in amdgpu_dm_set_irq_funcs()
/drivers/usb/host/
Dxhci-tegra.c197 unsigned int num_types; member
1195 for (i = 0; i < tegra->soc->num_types; i++) { in tegra_xusb_get_phy()
1575 for (i = 0; i < tegra->soc->num_types; i++) { in tegra_xusb_probe()
1588 for (i = 0, k = 0; i < tegra->soc->num_types; i++) { in tegra_xusb_probe()
1916 for (i = 0, k = 0; i < tegra->soc->num_types; i++) { in tegra_xhci_enable_phy_sleepwalk_wake()
2279 .num_types = ARRAY_SIZE(tegra124_phy_types),
2315 .num_types = ARRAY_SIZE(tegra210_phy_types),
2356 .num_types = ARRAY_SIZE(tegra186_phy_types),
2388 .num_types = ARRAY_SIZE(tegra194_phy_types),

123