Home
last modified time | relevance | path

Searched refs:smu_cmn_update_table (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/amd/pm/swsmu/
Dsmu_cmn.c872 int smu_cmn_update_table(struct smu_context *smu, in smu_cmn_update_table() function
923 return smu_cmn_update_table(smu, in smu_cmn_write_watermarks_table()
934 return smu_cmn_update_table(smu, in smu_cmn_write_pptable()
953 ret = smu_cmn_update_table(smu, in smu_cmn_get_metrics_table_locked()
Dsmu_cmn.h90 int smu_cmn_update_table(struct smu_context *smu,
/drivers/gpu/drm/amd/pm/swsmu/smu12/
Dsmu_v12_0.c205 return smu_cmn_update_table(smu, SMU_TABLE_DPMCLOCKS, 0, smu_table->clocks_table, false); in smu_v12_0_set_default_dpm_tables()
/drivers/gpu/drm/amd/pm/swsmu/smu11/
Dnavi10_ppt.c1753 result = smu_cmn_update_table(smu, in navi10_get_power_profile_mode()
1824 ret = smu_cmn_update_table(smu, in navi10_set_power_profile_mode()
1868 ret = smu_cmn_update_table(smu, in navi10_set_power_profile_mode()
2337 ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, 0, (void *)boot_od_table, false); in navi10_set_default_od_settings()
2473 ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, 0, (void *)od_table, true); in navi10_od_edit_dpm_table()
2837 r = smu_cmn_update_table(&adev->smu, SMU_TABLE_I2C_COMMANDS, 0, req, true); in navi10_i2c_xfer()
Darcturus_ppt.c1430 result = smu_cmn_update_table(smu, in arcturus_get_power_profile_mode()
1499 ret = smu_cmn_update_table(smu, in arcturus_set_power_profile_mode()
1534 ret = smu_cmn_update_table(smu, in arcturus_set_power_profile_mode()
2126 r = smu_cmn_update_table(&adev->smu, SMU_TABLE_I2C_COMMANDS, 0, req, true); in arcturus_i2c_xfer()
Dsienna_cichlid_ppt.c1492 result = smu_cmn_update_table(smu, in sienna_cichlid_get_power_profile_mode()
1566 ret = smu_cmn_update_table(smu, in sienna_cichlid_set_power_profile_mode()
1610 ret = smu_cmn_update_table(smu, in sienna_cichlid_set_power_profile_mode()
2075 ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, in sienna_cichlid_set_default_od_settings()
2266 ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, 0, (void *)od_table, true); in sienna_cichlid_od_edit_dpm_table()
3693 r = smu_cmn_update_table(&adev->smu, SMU_TABLE_I2C_COMMANDS, 0, req, true); in sienna_cichlid_i2c_xfer()
Dsmu_v11_0.c2223 ret = smu_cmn_update_table(smu, SMU_TABLE_OVERDRIVE, 0, (void *)user_od_table, true); in smu_v11_0_restore_user_od_settings()
Dvangogh_ppt.c1902 return smu_cmn_update_table(smu, SMU_TABLE_DPMCLOCKS, 0, smu_table->clocks_table, false); in vangogh_set_default_dpm_tables()
/drivers/gpu/drm/amd/pm/swsmu/smu13/
Dyellow_carp_ppt.c703 return smu_cmn_update_table(smu, SMU_TABLE_DPMCLOCKS, 0, smu_table->clocks_table, false); in yellow_carp_set_default_dpm_tables()
Daldebaran_ppt.c1518 r = smu_cmn_update_table(&adev->smu, SMU_TABLE_I2C_COMMANDS, 0, req, true); in aldebaran_i2c_xfer()