1// SPDX-License-Identifier: GPL-2.0 2/* 3 * Device Tree Source for AM642 SoC Family Main Domain peripherals 4 * 5 * Copyright (C) 2020-2021 Texas Instruments Incorporated - https://www.ti.com/ 6 */ 7 8#include <dt-bindings/phy/phy-cadence.h> 9#include <dt-bindings/phy/phy-ti.h> 10 11/ { 12 serdes_refclk: clock-cmnrefclk { 13 #clock-cells = <0>; 14 compatible = "fixed-clock"; 15 clock-frequency = <0>; 16 }; 17}; 18 19&cbass_main { 20 oc_sram: sram@70000000 { 21 compatible = "mmio-sram"; 22 reg = <0x00 0x70000000 0x00 0x200000>; 23 #address-cells = <1>; 24 #size-cells = <1>; 25 ranges = <0x0 0x00 0x70000000 0x200000>; 26 27 tfa-sram@1c0000 { 28 reg = <0x1c0000 0x20000>; 29 }; 30 31 dmsc-sram@1e0000 { 32 reg = <0x1e0000 0x1c000>; 33 }; 34 35 sproxy-sram@1fc000 { 36 reg = <0x1fc000 0x4000>; 37 }; 38 }; 39 40 main_conf: syscon@43000000 { 41 compatible = "ti,j721e-system-controller", "syscon", "simple-mfd"; 42 reg = <0x0 0x43000000 0x0 0x20000>; 43 #address-cells = <1>; 44 #size-cells = <1>; 45 ranges = <0x0 0x0 0x43000000 0x20000>; 46 47 serdes_ln_ctrl: mux-controller { 48 compatible = "mmio-mux"; 49 #mux-control-cells = <1>; 50 mux-reg-masks = <0x4080 0x3>; /* SERDES0 lane0 select */ 51 }; 52 }; 53 54 gic500: interrupt-controller@1800000 { 55 compatible = "arm,gic-v3"; 56 #address-cells = <2>; 57 #size-cells = <2>; 58 ranges; 59 #interrupt-cells = <3>; 60 interrupt-controller; 61 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */ 62 <0x00 0x01840000 0x00 0xC0000>, /* GICR */ 63 <0x01 0x00000000 0x00 0x2000>, /* GICC */ 64 <0x01 0x00010000 0x00 0x1000>, /* GICH */ 65 <0x01 0x00020000 0x00 0x2000>; /* GICV */ 66 /* 67 * vcpumntirq: 68 * virtual CPU interface maintenance interrupt 69 */ 70 interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>; 71 72 gic_its: msi-controller@1820000 { 73 compatible = "arm,gic-v3-its"; 74 reg = <0x00 0x01820000 0x00 0x10000>; 75 socionext,synquacer-pre-its = <0x1000000 0x400000>; 76 msi-controller; 77 #msi-cells = <1>; 78 }; 79 }; 80 81 dmss: bus@48000000 { 82 compatible = "simple-mfd"; 83 #address-cells = <2>; 84 #size-cells = <2>; 85 dma-ranges; 86 ranges = <0x00 0x48000000 0x00 0x48000000 0x00 0x06400000>; 87 88 ti,sci-dev-id = <25>; 89 90 secure_proxy_main: mailbox@4d000000 { 91 compatible = "ti,am654-secure-proxy"; 92 #mbox-cells = <1>; 93 reg-names = "target_data", "rt", "scfg"; 94 reg = <0x00 0x4d000000 0x00 0x80000>, 95 <0x00 0x4a600000 0x00 0x80000>, 96 <0x00 0x4a400000 0x00 0x80000>; 97 interrupt-names = "rx_012"; 98 interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>; 99 }; 100 101 inta_main_dmss: interrupt-controller@48000000 { 102 compatible = "ti,sci-inta"; 103 reg = <0x00 0x48000000 0x00 0x100000>; 104 #interrupt-cells = <0>; 105 interrupt-controller; 106 interrupt-parent = <&gic500>; 107 msi-controller; 108 ti,sci = <&dmsc>; 109 ti,sci-dev-id = <28>; 110 ti,interrupt-ranges = <4 68 36>; 111 ti,unmapped-event-sources = <&main_bcdma>, <&main_pktdma>; 112 }; 113 114 main_bcdma: dma-controller@485c0100 { 115 compatible = "ti,am64-dmss-bcdma"; 116 reg = <0x00 0x485c0100 0x00 0x100>, 117 <0x00 0x4c000000 0x00 0x20000>, 118 <0x00 0x4a820000 0x00 0x20000>, 119 <0x00 0x4aa40000 0x00 0x20000>, 120 <0x00 0x4bc00000 0x00 0x100000>; 121 reg-names = "gcfg", "bchanrt", "rchanrt", "tchanrt", "ringrt"; 122 msi-parent = <&inta_main_dmss>; 123 #dma-cells = <3>; 124 125 ti,sci = <&dmsc>; 126 ti,sci-dev-id = <26>; 127 ti,sci-rm-range-bchan = <0x20>; /* BLOCK_COPY_CHAN */ 128 ti,sci-rm-range-rchan = <0x21>; /* SPLIT_TR_RX_CHAN */ 129 ti,sci-rm-range-tchan = <0x22>; /* SPLIT_TR_TX_CHAN */ 130 }; 131 132 main_pktdma: dma-controller@485c0000 { 133 compatible = "ti,am64-dmss-pktdma"; 134 reg = <0x00 0x485c0000 0x00 0x100>, 135 <0x00 0x4a800000 0x00 0x20000>, 136 <0x00 0x4aa00000 0x00 0x40000>, 137 <0x00 0x4b800000 0x00 0x400000>; 138 reg-names = "gcfg", "rchanrt", "tchanrt", "ringrt"; 139 msi-parent = <&inta_main_dmss>; 140 #dma-cells = <2>; 141 142 ti,sci = <&dmsc>; 143 ti,sci-dev-id = <30>; 144 ti,sci-rm-range-tchan = <0x23>, /* UNMAPPED_TX_CHAN */ 145 <0x24>, /* CPSW_TX_CHAN */ 146 <0x25>, /* SAUL_TX_0_CHAN */ 147 <0x26>, /* SAUL_TX_1_CHAN */ 148 <0x27>, /* ICSSG_0_TX_CHAN */ 149 <0x28>; /* ICSSG_1_TX_CHAN */ 150 ti,sci-rm-range-tflow = <0x10>, /* RING_UNMAPPED_TX_CHAN */ 151 <0x11>, /* RING_CPSW_TX_CHAN */ 152 <0x12>, /* RING_SAUL_TX_0_CHAN */ 153 <0x13>, /* RING_SAUL_TX_1_CHAN */ 154 <0x14>, /* RING_ICSSG_0_TX_CHAN */ 155 <0x15>; /* RING_ICSSG_1_TX_CHAN */ 156 ti,sci-rm-range-rchan = <0x29>, /* UNMAPPED_RX_CHAN */ 157 <0x2b>, /* CPSW_RX_CHAN */ 158 <0x2d>, /* SAUL_RX_0_CHAN */ 159 <0x2f>, /* SAUL_RX_1_CHAN */ 160 <0x31>, /* SAUL_RX_2_CHAN */ 161 <0x33>, /* SAUL_RX_3_CHAN */ 162 <0x35>, /* ICSSG_0_RX_CHAN */ 163 <0x37>; /* ICSSG_1_RX_CHAN */ 164 ti,sci-rm-range-rflow = <0x2a>, /* FLOW_UNMAPPED_RX_CHAN */ 165 <0x2c>, /* FLOW_CPSW_RX_CHAN */ 166 <0x2e>, /* FLOW_SAUL_RX_0/1_CHAN */ 167 <0x32>, /* FLOW_SAUL_RX_2/3_CHAN */ 168 <0x36>, /* FLOW_ICSSG_0_RX_CHAN */ 169 <0x38>; /* FLOW_ICSSG_1_RX_CHAN */ 170 }; 171 }; 172 173 dmsc: system-controller@44043000 { 174 compatible = "ti,k2g-sci"; 175 ti,host-id = <12>; 176 mbox-names = "rx", "tx"; 177 mboxes= <&secure_proxy_main 12>, 178 <&secure_proxy_main 13>; 179 reg-names = "debug_messages"; 180 reg = <0x00 0x44043000 0x00 0xfe0>; 181 182 k3_pds: power-controller { 183 compatible = "ti,sci-pm-domain"; 184 #power-domain-cells = <2>; 185 }; 186 187 k3_clks: clock-controller { 188 compatible = "ti,k2g-sci-clk"; 189 #clock-cells = <2>; 190 }; 191 192 k3_reset: reset-controller { 193 compatible = "ti,sci-reset"; 194 #reset-cells = <2>; 195 }; 196 }; 197 198 main_pmx0: pinctrl@f4000 { 199 compatible = "pinctrl-single"; 200 reg = <0x00 0xf4000 0x00 0x2d0>; 201 #pinctrl-cells = <1>; 202 pinctrl-single,register-width = <32>; 203 pinctrl-single,function-mask = <0xffffffff>; 204 }; 205 206 main_conf: syscon@43000000 { 207 compatible = "syscon", "simple-mfd"; 208 reg = <0x00 0x43000000 0x00 0x20000>; 209 #address-cells = <1>; 210 #size-cells = <1>; 211 ranges = <0x00 0x00 0x43000000 0x20000>; 212 213 chipid@14 { 214 compatible = "ti,am654-chipid"; 215 reg = <0x00000014 0x4>; 216 }; 217 218 phy_gmii_sel: phy@4044 { 219 compatible = "ti,am654-phy-gmii-sel"; 220 reg = <0x4044 0x8>; 221 #phy-cells = <1>; 222 }; 223 224 epwm_tbclk: clock@4140 { 225 compatible = "ti,am64-epwm-tbclk", "syscon"; 226 reg = <0x4130 0x4>; 227 #clock-cells = <1>; 228 }; 229 }; 230 231 main_uart0: serial@2800000 { 232 compatible = "ti,am64-uart", "ti,am654-uart"; 233 reg = <0x00 0x02800000 0x00 0x100>; 234 interrupts = <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>; 235 clock-frequency = <48000000>; 236 current-speed = <115200>; 237 power-domains = <&k3_pds 146 TI_SCI_PD_EXCLUSIVE>; 238 clocks = <&k3_clks 146 0>; 239 clock-names = "fclk"; 240 }; 241 242 main_uart1: serial@2810000 { 243 compatible = "ti,am64-uart", "ti,am654-uart"; 244 reg = <0x00 0x02810000 0x00 0x100>; 245 interrupts = <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>; 246 clock-frequency = <48000000>; 247 current-speed = <115200>; 248 power-domains = <&k3_pds 152 TI_SCI_PD_EXCLUSIVE>; 249 clocks = <&k3_clks 152 0>; 250 clock-names = "fclk"; 251 }; 252 253 main_uart2: serial@2820000 { 254 compatible = "ti,am64-uart", "ti,am654-uart"; 255 reg = <0x00 0x02820000 0x00 0x100>; 256 interrupts = <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>; 257 clock-frequency = <48000000>; 258 current-speed = <115200>; 259 power-domains = <&k3_pds 153 TI_SCI_PD_EXCLUSIVE>; 260 clocks = <&k3_clks 153 0>; 261 clock-names = "fclk"; 262 }; 263 264 main_uart3: serial@2830000 { 265 compatible = "ti,am64-uart", "ti,am654-uart"; 266 reg = <0x00 0x02830000 0x00 0x100>; 267 interrupts = <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>; 268 clock-frequency = <48000000>; 269 current-speed = <115200>; 270 power-domains = <&k3_pds 154 TI_SCI_PD_EXCLUSIVE>; 271 clocks = <&k3_clks 154 0>; 272 clock-names = "fclk"; 273 }; 274 275 main_uart4: serial@2840000 { 276 compatible = "ti,am64-uart", "ti,am654-uart"; 277 reg = <0x00 0x02840000 0x00 0x100>; 278 interrupts = <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>; 279 clock-frequency = <48000000>; 280 current-speed = <115200>; 281 power-domains = <&k3_pds 155 TI_SCI_PD_EXCLUSIVE>; 282 clocks = <&k3_clks 155 0>; 283 clock-names = "fclk"; 284 }; 285 286 main_uart5: serial@2850000 { 287 compatible = "ti,am64-uart", "ti,am654-uart"; 288 reg = <0x00 0x02850000 0x00 0x100>; 289 interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>; 290 clock-frequency = <48000000>; 291 current-speed = <115200>; 292 power-domains = <&k3_pds 156 TI_SCI_PD_EXCLUSIVE>; 293 clocks = <&k3_clks 156 0>; 294 clock-names = "fclk"; 295 }; 296 297 main_uart6: serial@2860000 { 298 compatible = "ti,am64-uart", "ti,am654-uart"; 299 reg = <0x00 0x02860000 0x00 0x100>; 300 interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>; 301 clock-frequency = <48000000>; 302 current-speed = <115200>; 303 power-domains = <&k3_pds 158 TI_SCI_PD_EXCLUSIVE>; 304 clocks = <&k3_clks 158 0>; 305 clock-names = "fclk"; 306 }; 307 308 main_i2c0: i2c@20000000 { 309 compatible = "ti,am64-i2c", "ti,omap4-i2c"; 310 reg = <0x00 0x20000000 0x00 0x100>; 311 interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>; 312 #address-cells = <1>; 313 #size-cells = <0>; 314 power-domains = <&k3_pds 102 TI_SCI_PD_EXCLUSIVE>; 315 clocks = <&k3_clks 102 2>; 316 clock-names = "fck"; 317 }; 318 319 main_i2c1: i2c@20010000 { 320 compatible = "ti,am64-i2c", "ti,omap4-i2c"; 321 reg = <0x00 0x20010000 0x00 0x100>; 322 interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>; 323 #address-cells = <1>; 324 #size-cells = <0>; 325 power-domains = <&k3_pds 103 TI_SCI_PD_EXCLUSIVE>; 326 clocks = <&k3_clks 103 2>; 327 clock-names = "fck"; 328 }; 329 330 main_i2c2: i2c@20020000 { 331 compatible = "ti,am64-i2c", "ti,omap4-i2c"; 332 reg = <0x00 0x20020000 0x00 0x100>; 333 interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>; 334 #address-cells = <1>; 335 #size-cells = <0>; 336 power-domains = <&k3_pds 104 TI_SCI_PD_EXCLUSIVE>; 337 clocks = <&k3_clks 104 2>; 338 clock-names = "fck"; 339 }; 340 341 main_i2c3: i2c@20030000 { 342 compatible = "ti,am64-i2c", "ti,omap4-i2c"; 343 reg = <0x00 0x20030000 0x00 0x100>; 344 interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>; 345 #address-cells = <1>; 346 #size-cells = <0>; 347 power-domains = <&k3_pds 105 TI_SCI_PD_EXCLUSIVE>; 348 clocks = <&k3_clks 105 2>; 349 clock-names = "fck"; 350 }; 351 352 main_spi0: spi@20100000 { 353 compatible = "ti,am654-mcspi", "ti,omap4-mcspi"; 354 reg = <0x00 0x20100000 0x00 0x400>; 355 interrupts = <GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>; 356 #address-cells = <1>; 357 #size-cells = <0>; 358 power-domains = <&k3_pds 141 TI_SCI_PD_EXCLUSIVE>; 359 clocks = <&k3_clks 141 0>; 360 dmas = <&main_pktdma 0xc300 0>, <&main_pktdma 0x4300 0>; 361 dma-names = "tx0", "rx0"; 362 }; 363 364 main_spi1: spi@20110000 { 365 compatible = "ti,am654-mcspi","ti,omap4-mcspi"; 366 reg = <0x00 0x20110000 0x00 0x400>; 367 interrupts = <GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>; 368 #address-cells = <1>; 369 #size-cells = <0>; 370 power-domains = <&k3_pds 142 TI_SCI_PD_EXCLUSIVE>; 371 clocks = <&k3_clks 142 0>; 372 }; 373 374 main_spi2: spi@20120000 { 375 compatible = "ti,am654-mcspi","ti,omap4-mcspi"; 376 reg = <0x00 0x20120000 0x00 0x400>; 377 interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>; 378 #address-cells = <1>; 379 #size-cells = <0>; 380 power-domains = <&k3_pds 143 TI_SCI_PD_EXCLUSIVE>; 381 clocks = <&k3_clks 143 0>; 382 }; 383 384 main_spi3: spi@20130000 { 385 compatible = "ti,am654-mcspi","ti,omap4-mcspi"; 386 reg = <0x00 0x20130000 0x00 0x400>; 387 interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>; 388 #address-cells = <1>; 389 #size-cells = <0>; 390 power-domains = <&k3_pds 144 TI_SCI_PD_EXCLUSIVE>; 391 clocks = <&k3_clks 144 0>; 392 }; 393 394 main_spi4: spi@20140000 { 395 compatible = "ti,am654-mcspi","ti,omap4-mcspi"; 396 reg = <0x00 0x20140000 0x00 0x400>; 397 interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>; 398 #address-cells = <1>; 399 #size-cells = <0>; 400 power-domains = <&k3_pds 145 TI_SCI_PD_EXCLUSIVE>; 401 clocks = <&k3_clks 145 0>; 402 }; 403 404 main_gpio_intr: interrupt-controller@a00000 { 405 compatible = "ti,sci-intr"; 406 reg = <0x00 0x00a00000 0x00 0x800>; 407 ti,intr-trigger-type = <1>; 408 interrupt-controller; 409 interrupt-parent = <&gic500>; 410 #interrupt-cells = <1>; 411 ti,sci = <&dmsc>; 412 ti,sci-dev-id = <3>; 413 ti,interrupt-ranges = <0 32 16>; 414 }; 415 416 main_gpio0: gpio@600000 { 417 compatible = "ti,am64-gpio", "ti,keystone-gpio"; 418 reg = <0x0 0x00600000 0x0 0x100>; 419 gpio-controller; 420 #gpio-cells = <2>; 421 interrupt-parent = <&main_gpio_intr>; 422 interrupts = <190>, <191>, <192>, 423 <193>, <194>, <195>; 424 interrupt-controller; 425 #interrupt-cells = <2>; 426 ti,ngpio = <87>; 427 ti,davinci-gpio-unbanked = <0>; 428 power-domains = <&k3_pds 77 TI_SCI_PD_EXCLUSIVE>; 429 clocks = <&k3_clks 77 0>; 430 clock-names = "gpio"; 431 }; 432 433 main_gpio1: gpio@601000 { 434 compatible = "ti,am64-gpio", "ti,keystone-gpio"; 435 reg = <0x0 0x00601000 0x0 0x100>; 436 gpio-controller; 437 #gpio-cells = <2>; 438 interrupt-parent = <&main_gpio_intr>; 439 interrupts = <180>, <181>, <182>, 440 <183>, <184>, <185>; 441 interrupt-controller; 442 #interrupt-cells = <2>; 443 ti,ngpio = <88>; 444 ti,davinci-gpio-unbanked = <0>; 445 power-domains = <&k3_pds 78 TI_SCI_PD_EXCLUSIVE>; 446 clocks = <&k3_clks 78 0>; 447 clock-names = "gpio"; 448 }; 449 450 sdhci0: mmc@fa10000 { 451 compatible = "ti,am64-sdhci-8bit"; 452 reg = <0x00 0xfa10000 0x00 0x260>, <0x00 0xfa18000 0x00 0x134>; 453 interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>; 454 power-domains = <&k3_pds 57 TI_SCI_PD_EXCLUSIVE>; 455 clocks = <&k3_clks 57 0>, <&k3_clks 57 1>; 456 clock-names = "clk_ahb", "clk_xin"; 457 mmc-ddr-1_8v; 458 mmc-hs200-1_8v; 459 ti,trm-icp = <0x2>; 460 ti,otap-del-sel-legacy = <0x0>; 461 ti,otap-del-sel-mmc-hs = <0x0>; 462 ti,otap-del-sel-ddr52 = <0x6>; 463 ti,otap-del-sel-hs200 = <0x7>; 464 }; 465 466 sdhci1: mmc@fa00000 { 467 compatible = "ti,am64-sdhci-4bit"; 468 reg = <0x00 0xfa00000 0x00 0x260>, <0x00 0xfa08000 0x00 0x134>; 469 interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>; 470 power-domains = <&k3_pds 58 TI_SCI_PD_EXCLUSIVE>; 471 clocks = <&k3_clks 58 3>, <&k3_clks 58 4>; 472 clock-names = "clk_ahb", "clk_xin"; 473 ti,trm-icp = <0x2>; 474 ti,otap-del-sel-legacy = <0x0>; 475 ti,otap-del-sel-sd-hs = <0xf>; 476 ti,otap-del-sel-sdr12 = <0xf>; 477 ti,otap-del-sel-sdr25 = <0xf>; 478 ti,otap-del-sel-sdr50 = <0xc>; 479 ti,otap-del-sel-sdr104 = <0x6>; 480 ti,otap-del-sel-ddr50 = <0x9>; 481 ti,clkbuf-sel = <0x7>; 482 }; 483 484 cpsw3g: ethernet@8000000 { 485 compatible = "ti,am642-cpsw-nuss"; 486 #address-cells = <2>; 487 #size-cells = <2>; 488 reg = <0x0 0x8000000 0x0 0x200000>; 489 reg-names = "cpsw_nuss"; 490 ranges = <0x0 0x0 0x0 0x8000000 0x0 0x200000>; 491 clocks = <&k3_clks 13 0>; 492 assigned-clocks = <&k3_clks 13 1>; 493 assigned-clock-parents = <&k3_clks 13 9>; 494 clock-names = "fck"; 495 power-domains = <&k3_pds 13 TI_SCI_PD_EXCLUSIVE>; 496 497 dmas = <&main_pktdma 0xC500 15>, 498 <&main_pktdma 0xC501 15>, 499 <&main_pktdma 0xC502 15>, 500 <&main_pktdma 0xC503 15>, 501 <&main_pktdma 0xC504 15>, 502 <&main_pktdma 0xC505 15>, 503 <&main_pktdma 0xC506 15>, 504 <&main_pktdma 0xC507 15>, 505 <&main_pktdma 0x4500 15>; 506 dma-names = "tx0", "tx1", "tx2", "tx3", "tx4", "tx5", "tx6", 507 "tx7", "rx"; 508 509 ethernet-ports { 510 #address-cells = <1>; 511 #size-cells = <0>; 512 513 cpsw_port1: port@1 { 514 reg = <1>; 515 ti,mac-only; 516 label = "port1"; 517 phys = <&phy_gmii_sel 1>; 518 mac-address = [00 00 00 00 00 00]; 519 ti,syscon-efuse = <&main_conf 0x200>; 520 }; 521 522 cpsw_port2: port@2 { 523 reg = <2>; 524 ti,mac-only; 525 label = "port2"; 526 phys = <&phy_gmii_sel 2>; 527 mac-address = [00 00 00 00 00 00]; 528 }; 529 }; 530 531 cpsw3g_mdio: mdio@f00 { 532 compatible = "ti,cpsw-mdio","ti,davinci_mdio"; 533 reg = <0x0 0xf00 0x0 0x100>; 534 #address-cells = <1>; 535 #size-cells = <0>; 536 clocks = <&k3_clks 13 0>; 537 clock-names = "fck"; 538 bus_freq = <1000000>; 539 }; 540 541 cpts@3d000 { 542 compatible = "ti,j721e-cpts"; 543 reg = <0x0 0x3d000 0x0 0x400>; 544 clocks = <&k3_clks 13 1>; 545 clock-names = "cpts"; 546 interrupts-extended = <&gic500 GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>; 547 interrupt-names = "cpts"; 548 ti,cpts-ext-ts-inputs = <4>; 549 ti,cpts-periodic-outputs = <2>; 550 }; 551 }; 552 553 cpts@39000000 { 554 compatible = "ti,j721e-cpts"; 555 reg = <0x0 0x39000000 0x0 0x400>; 556 reg-names = "cpts"; 557 power-domains = <&k3_pds 84 TI_SCI_PD_EXCLUSIVE>; 558 clocks = <&k3_clks 84 0>; 559 clock-names = "cpts"; 560 assigned-clocks = <&k3_clks 84 0>; 561 assigned-clock-parents = <&k3_clks 84 8>; 562 interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>; 563 interrupt-names = "cpts"; 564 ti,cpts-periodic-outputs = <6>; 565 ti,cpts-ext-ts-inputs = <8>; 566 }; 567 568 usbss0: cdns-usb@f900000{ 569 compatible = "ti,am64-usb"; 570 reg = <0x00 0xf900000 0x00 0x100>; 571 power-domains = <&k3_pds 161 TI_SCI_PD_EXCLUSIVE>; 572 clocks = <&k3_clks 161 9>, <&k3_clks 161 1>; 573 clock-names = "ref", "lpm"; 574 assigned-clocks = <&k3_clks 161 9>; /* USB2_REFCLK */ 575 assigned-clock-parents = <&k3_clks 161 10>; /* HF0SC0 */ 576 #address-cells = <2>; 577 #size-cells = <2>; 578 ranges; 579 usb0: usb@f400000{ 580 compatible = "cdns,usb3"; 581 reg = <0x00 0xf400000 0x00 0x10000>, 582 <0x00 0xf410000 0x00 0x10000>, 583 <0x00 0xf420000 0x00 0x10000>; 584 reg-names = "otg", 585 "xhci", 586 "dev"; 587 interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>, /* irq.0 */ 588 <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>, /* irq.6 */ 589 <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>; /* otgirq */ 590 interrupt-names = "host", 591 "peripheral", 592 "otg"; 593 maximum-speed = "super-speed"; 594 dr_mode = "otg"; 595 }; 596 }; 597 598 tscadc0: tscadc@28001000 { 599 compatible = "ti,am654-tscadc", "ti,am3359-tscadc"; 600 reg = <0x00 0x28001000 0x00 0x1000>; 601 interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>; 602 power-domains = <&k3_pds 0 TI_SCI_PD_EXCLUSIVE>; 603 clocks = <&k3_clks 0 0>; 604 assigned-clocks = <&k3_clks 0 0>; 605 assigned-clock-parents = <&k3_clks 0 3>; 606 assigned-clock-rates = <60000000>; 607 clock-names = "adc_tsc_fck"; 608 609 adc { 610 #io-channel-cells = <1>; 611 compatible = "ti,am654-adc", "ti,am3359-adc"; 612 }; 613 }; 614 615 fss: bus@fc00000 { 616 compatible = "simple-bus"; 617 reg = <0x00 0x0fc00000 0x00 0x70000>; 618 #address-cells = <2>; 619 #size-cells = <2>; 620 ranges; 621 622 ospi0: spi@fc40000 { 623 compatible = "ti,am654-ospi", "cdns,qspi-nor"; 624 reg = <0x00 0x0fc40000 0x00 0x100>, 625 <0x05 0x00000000 0x01 0x00000000>; 626 interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>; 627 cdns,fifo-depth = <256>; 628 cdns,fifo-width = <4>; 629 cdns,trigger-address = <0x0>; 630 #address-cells = <0x1>; 631 #size-cells = <0x0>; 632 clocks = <&k3_clks 75 6>; 633 assigned-clocks = <&k3_clks 75 6>; 634 assigned-clock-parents = <&k3_clks 75 7>; 635 assigned-clock-rates = <166666666>; 636 power-domains = <&k3_pds 75 TI_SCI_PD_EXCLUSIVE>; 637 }; 638 }; 639 640 hwspinlock: spinlock@2a000000 { 641 compatible = "ti,am64-hwspinlock"; 642 reg = <0x00 0x2a000000 0x00 0x1000>; 643 #hwlock-cells = <1>; 644 }; 645 646 mailbox0_cluster2: mailbox@29020000 { 647 compatible = "ti,am64-mailbox"; 648 reg = <0x00 0x29020000 0x00 0x200>; 649 interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>, 650 <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>; 651 #mbox-cells = <1>; 652 ti,mbox-num-users = <4>; 653 ti,mbox-num-fifos = <16>; 654 }; 655 656 mailbox0_cluster3: mailbox@29030000 { 657 compatible = "ti,am64-mailbox"; 658 reg = <0x00 0x29030000 0x00 0x200>; 659 interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>, 660 <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>; 661 #mbox-cells = <1>; 662 ti,mbox-num-users = <4>; 663 ti,mbox-num-fifos = <16>; 664 }; 665 666 mailbox0_cluster4: mailbox@29040000 { 667 compatible = "ti,am64-mailbox"; 668 reg = <0x00 0x29040000 0x00 0x200>; 669 interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>, 670 <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>; 671 #mbox-cells = <1>; 672 ti,mbox-num-users = <4>; 673 ti,mbox-num-fifos = <16>; 674 }; 675 676 mailbox0_cluster5: mailbox@29050000 { 677 compatible = "ti,am64-mailbox"; 678 reg = <0x00 0x29050000 0x00 0x200>; 679 interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>, 680 <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>; 681 #mbox-cells = <1>; 682 ti,mbox-num-users = <4>; 683 ti,mbox-num-fifos = <16>; 684 }; 685 686 mailbox0_cluster6: mailbox@29060000 { 687 compatible = "ti,am64-mailbox"; 688 reg = <0x00 0x29060000 0x00 0x200>; 689 interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>; 690 #mbox-cells = <1>; 691 ti,mbox-num-users = <4>; 692 ti,mbox-num-fifos = <16>; 693 }; 694 695 mailbox0_cluster7: mailbox@29070000 { 696 compatible = "ti,am64-mailbox"; 697 reg = <0x00 0x29070000 0x00 0x200>; 698 interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>; 699 #mbox-cells = <1>; 700 ti,mbox-num-users = <4>; 701 ti,mbox-num-fifos = <16>; 702 }; 703 704 main_r5fss0: r5fss@78000000 { 705 compatible = "ti,am64-r5fss"; 706 ti,cluster-mode = <0>; 707 #address-cells = <1>; 708 #size-cells = <1>; 709 ranges = <0x78000000 0x00 0x78000000 0x10000>, 710 <0x78100000 0x00 0x78100000 0x10000>, 711 <0x78200000 0x00 0x78200000 0x08000>, 712 <0x78300000 0x00 0x78300000 0x08000>; 713 power-domains = <&k3_pds 119 TI_SCI_PD_EXCLUSIVE>; 714 715 main_r5fss0_core0: r5f@78000000 { 716 compatible = "ti,am64-r5f"; 717 reg = <0x78000000 0x00010000>, 718 <0x78100000 0x00010000>; 719 reg-names = "atcm", "btcm"; 720 ti,sci = <&dmsc>; 721 ti,sci-dev-id = <121>; 722 ti,sci-proc-ids = <0x01 0xff>; 723 resets = <&k3_reset 121 1>; 724 firmware-name = "am64-main-r5f0_0-fw"; 725 ti,atcm-enable = <1>; 726 ti,btcm-enable = <1>; 727 ti,loczrama = <1>; 728 }; 729 730 main_r5fss0_core1: r5f@78200000 { 731 compatible = "ti,am64-r5f"; 732 reg = <0x78200000 0x00008000>, 733 <0x78300000 0x00008000>; 734 reg-names = "atcm", "btcm"; 735 ti,sci = <&dmsc>; 736 ti,sci-dev-id = <122>; 737 ti,sci-proc-ids = <0x02 0xff>; 738 resets = <&k3_reset 122 1>; 739 firmware-name = "am64-main-r5f0_1-fw"; 740 ti,atcm-enable = <1>; 741 ti,btcm-enable = <1>; 742 ti,loczrama = <1>; 743 }; 744 }; 745 746 main_r5fss1: r5fss@78400000 { 747 compatible = "ti,am64-r5fss"; 748 ti,cluster-mode = <0>; 749 #address-cells = <1>; 750 #size-cells = <1>; 751 ranges = <0x78400000 0x00 0x78400000 0x10000>, 752 <0x78500000 0x00 0x78500000 0x10000>, 753 <0x78600000 0x00 0x78600000 0x08000>, 754 <0x78700000 0x00 0x78700000 0x08000>; 755 power-domains = <&k3_pds 120 TI_SCI_PD_EXCLUSIVE>; 756 757 main_r5fss1_core0: r5f@78400000 { 758 compatible = "ti,am64-r5f"; 759 reg = <0x78400000 0x00010000>, 760 <0x78500000 0x00010000>; 761 reg-names = "atcm", "btcm"; 762 ti,sci = <&dmsc>; 763 ti,sci-dev-id = <123>; 764 ti,sci-proc-ids = <0x06 0xff>; 765 resets = <&k3_reset 123 1>; 766 firmware-name = "am64-main-r5f1_0-fw"; 767 ti,atcm-enable = <1>; 768 ti,btcm-enable = <1>; 769 ti,loczrama = <1>; 770 }; 771 772 main_r5fss1_core1: r5f@78600000 { 773 compatible = "ti,am64-r5f"; 774 reg = <0x78600000 0x00008000>, 775 <0x78700000 0x00008000>; 776 reg-names = "atcm", "btcm"; 777 ti,sci = <&dmsc>; 778 ti,sci-dev-id = <124>; 779 ti,sci-proc-ids = <0x07 0xff>; 780 resets = <&k3_reset 124 1>; 781 firmware-name = "am64-main-r5f1_1-fw"; 782 ti,atcm-enable = <1>; 783 ti,btcm-enable = <1>; 784 ti,loczrama = <1>; 785 }; 786 }; 787 788 serdes_wiz0: wiz@f000000 { 789 compatible = "ti,am64-wiz-10g"; 790 #address-cells = <1>; 791 #size-cells = <1>; 792 power-domains = <&k3_pds 162 TI_SCI_PD_EXCLUSIVE>; 793 clocks = <&k3_clks 162 0>, <&k3_clks 162 1>, <&serdes_refclk>; 794 clock-names = "fck", "core_ref_clk", "ext_ref_clk"; 795 num-lanes = <1>; 796 #reset-cells = <1>; 797 #clock-cells = <1>; 798 ranges = <0x0f000000 0x0 0x0f000000 0x00010000>; 799 800 assigned-clocks = <&k3_clks 162 1>; 801 assigned-clock-parents = <&k3_clks 162 5>; 802 803 serdes0: serdes@f000000 { 804 compatible = "ti,j721e-serdes-10g"; 805 reg = <0x0f000000 0x00010000>; 806 reg-names = "torrent_phy"; 807 resets = <&serdes_wiz0 0>; 808 reset-names = "torrent_reset"; 809 clocks = <&serdes_wiz0 TI_WIZ_PLL0_REFCLK>, 810 <&serdes_wiz0 TI_WIZ_PHY_EN_REFCLK>; 811 clock-names = "refclk", "phy_en_refclk"; 812 assigned-clocks = <&serdes_wiz0 TI_WIZ_PLL0_REFCLK>, 813 <&serdes_wiz0 TI_WIZ_PLL1_REFCLK>, 814 <&serdes_wiz0 TI_WIZ_REFCLK_DIG>; 815 assigned-clock-parents = <&k3_clks 162 1>, 816 <&k3_clks 162 1>, 817 <&k3_clks 162 1>; 818 #address-cells = <1>; 819 #size-cells = <0>; 820 #clock-cells = <1>; 821 }; 822 }; 823 824 pcie0_rc: pcie@f102000 { 825 compatible = "ti,am64-pcie-host", "ti,j721e-pcie-host"; 826 reg = <0x00 0x0f102000 0x00 0x1000>, 827 <0x00 0x0f100000 0x00 0x400>, 828 <0x00 0x0d000000 0x00 0x00800000>, 829 <0x00 0x68000000 0x00 0x00001000>; 830 reg-names = "intd_cfg", "user_cfg", "reg", "cfg"; 831 interrupt-names = "link_state"; 832 interrupts = <GIC_SPI 203 IRQ_TYPE_EDGE_RISING>; 833 device_type = "pci"; 834 ti,syscon-pcie-ctrl = <&main_conf 0x4070>; 835 max-link-speed = <2>; 836 num-lanes = <1>; 837 power-domains = <&k3_pds 114 TI_SCI_PD_EXCLUSIVE>; 838 clocks = <&k3_clks 114 0>, <&serdes0 CDNS_TORRENT_REFCLK_DRIVER>; 839 clock-names = "fck", "pcie_refclk"; 840 #address-cells = <3>; 841 #size-cells = <2>; 842 bus-range = <0x0 0xff>; 843 cdns,no-bar-match-nbits = <64>; 844 vendor-id = <0x104c>; 845 device-id = <0xb010>; 846 msi-map = <0x0 &gic_its 0x0 0x10000>; 847 ranges = <0x01000000 0x00 0x68001000 0x00 0x68001000 0x00 0x0010000>, 848 <0x02000000 0x00 0x68011000 0x00 0x68011000 0x00 0x7fef000>; 849 dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x00000010 0x0>; 850 }; 851 852 pcie0_ep: pcie-ep@f102000 { 853 compatible = "ti,am64-pcie-ep", "ti,j721e-pcie-ep"; 854 reg = <0x00 0x0f102000 0x00 0x1000>, 855 <0x00 0x0f100000 0x00 0x400>, 856 <0x00 0x0d000000 0x00 0x00800000>, 857 <0x00 0x68000000 0x00 0x08000000>; 858 reg-names = "intd_cfg", "user_cfg", "reg", "mem"; 859 interrupt-names = "link_state"; 860 interrupts = <GIC_SPI 203 IRQ_TYPE_EDGE_RISING>; 861 ti,syscon-pcie-ctrl = <&main_conf 0x4070>; 862 max-link-speed = <2>; 863 num-lanes = <1>; 864 power-domains = <&k3_pds 114 TI_SCI_PD_EXCLUSIVE>; 865 clocks = <&k3_clks 114 0>; 866 clock-names = "fck"; 867 max-functions = /bits/ 8 <1>; 868 }; 869 870 epwm0: pwm@23000000 { 871 compatible = "ti,am64-epwm", "ti,am3352-ehrpwm"; 872 #pwm-cells = <3>; 873 reg = <0x0 0x23000000 0x0 0x100>; 874 power-domains = <&k3_pds 86 TI_SCI_PD_EXCLUSIVE>; 875 clocks = <&epwm_tbclk 0>, <&k3_clks 86 0>; 876 clock-names = "tbclk", "fck"; 877 }; 878 879 epwm1: pwm@23010000 { 880 compatible = "ti,am64-epwm", "ti,am3352-ehrpwm"; 881 #pwm-cells = <3>; 882 reg = <0x0 0x23010000 0x0 0x100>; 883 power-domains = <&k3_pds 87 TI_SCI_PD_EXCLUSIVE>; 884 clocks = <&epwm_tbclk 1>, <&k3_clks 87 0>; 885 clock-names = "tbclk", "fck"; 886 }; 887 888 epwm2: pwm@23020000 { 889 compatible = "ti,am64-epwm", "ti,am3352-ehrpwm"; 890 #pwm-cells = <3>; 891 reg = <0x0 0x23020000 0x0 0x100>; 892 power-domains = <&k3_pds 88 TI_SCI_PD_EXCLUSIVE>; 893 clocks = <&epwm_tbclk 2>, <&k3_clks 88 0>; 894 clock-names = "tbclk", "fck"; 895 }; 896 897 epwm3: pwm@23030000 { 898 compatible = "ti,am64-epwm", "ti,am3352-ehrpwm"; 899 #pwm-cells = <3>; 900 reg = <0x0 0x23030000 0x0 0x100>; 901 power-domains = <&k3_pds 89 TI_SCI_PD_EXCLUSIVE>; 902 clocks = <&epwm_tbclk 3>, <&k3_clks 89 0>; 903 clock-names = "tbclk", "fck"; 904 }; 905 906 epwm4: pwm@23040000 { 907 compatible = "ti,am64-epwm", "ti,am3352-ehrpwm"; 908 #pwm-cells = <3>; 909 reg = <0x0 0x23040000 0x0 0x100>; 910 power-domains = <&k3_pds 90 TI_SCI_PD_EXCLUSIVE>; 911 clocks = <&epwm_tbclk 4>, <&k3_clks 90 0>; 912 clock-names = "tbclk", "fck"; 913 }; 914 915 epwm5: pwm@23050000 { 916 compatible = "ti,am64-epwm", "ti,am3352-ehrpwm"; 917 #pwm-cells = <3>; 918 reg = <0x0 0x23050000 0x0 0x100>; 919 power-domains = <&k3_pds 91 TI_SCI_PD_EXCLUSIVE>; 920 clocks = <&epwm_tbclk 5>, <&k3_clks 91 0>; 921 clock-names = "tbclk", "fck"; 922 }; 923 924 epwm6: pwm@23060000 { 925 compatible = "ti,am64-epwm", "ti,am3352-ehrpwm"; 926 #pwm-cells = <3>; 927 reg = <0x0 0x23060000 0x0 0x100>; 928 power-domains = <&k3_pds 92 TI_SCI_PD_EXCLUSIVE>; 929 clocks = <&epwm_tbclk 6>, <&k3_clks 92 0>; 930 clock-names = "tbclk", "fck"; 931 }; 932 933 epwm7: pwm@23070000 { 934 compatible = "ti,am64-epwm", "ti,am3352-ehrpwm"; 935 #pwm-cells = <3>; 936 reg = <0x0 0x23070000 0x0 0x100>; 937 power-domains = <&k3_pds 93 TI_SCI_PD_EXCLUSIVE>; 938 clocks = <&epwm_tbclk 7>, <&k3_clks 93 0>; 939 clock-names = "tbclk", "fck"; 940 }; 941 942 epwm8: pwm@23080000 { 943 compatible = "ti,am64-epwm", "ti,am3352-ehrpwm"; 944 #pwm-cells = <3>; 945 reg = <0x0 0x23080000 0x0 0x100>; 946 power-domains = <&k3_pds 94 TI_SCI_PD_EXCLUSIVE>; 947 clocks = <&epwm_tbclk 8>, <&k3_clks 94 0>; 948 clock-names = "tbclk", "fck"; 949 }; 950 951 ecap0: pwm@23100000 { 952 compatible = "ti,am64-ecap", "ti,am3352-ecap"; 953 #pwm-cells = <3>; 954 reg = <0x0 0x23100000 0x0 0x60>; 955 power-domains = <&k3_pds 51 TI_SCI_PD_EXCLUSIVE>; 956 clocks = <&k3_clks 51 0>; 957 clock-names = "fck"; 958 }; 959 960 ecap1: pwm@23110000 { 961 compatible = "ti,am64-ecap", "ti,am3352-ecap"; 962 #pwm-cells = <3>; 963 reg = <0x0 0x23110000 0x0 0x60>; 964 power-domains = <&k3_pds 52 TI_SCI_PD_EXCLUSIVE>; 965 clocks = <&k3_clks 52 0>; 966 clock-names = "fck"; 967 }; 968 969 ecap2: pwm@23120000 { 970 compatible = "ti,am64-ecap", "ti,am3352-ecap"; 971 #pwm-cells = <3>; 972 reg = <0x0 0x23120000 0x0 0x60>; 973 power-domains = <&k3_pds 53 TI_SCI_PD_EXCLUSIVE>; 974 clocks = <&k3_clks 53 0>; 975 clock-names = "fck"; 976 }; 977}; 978