Searched refs:APBC_PWM3 (Results 1 – 6 of 6) sorted by relevance
| /drivers/clk/mmp/ |
| D | clk-of-pxa168.c | 28 #define APBC_PWM3 0x18 macro
167 …{0, "pwm3_mux", pwm_parent_names, ARRAY_SIZE(pwm_parent_names), CLK_SET_RATE_PARENT, APBC_PWM3, 4,…
188 …{PXA168_CLK_PWM3, "pwm3_clk", "pwm3_mux", CLK_SET_RATE_PARENT, APBC_PWM3, 0x3, 0x3, 0x0, 0, &pwm3_…
|
| D | clk-pxa910.c | 29 #define APBC_PWM3 0x18 macro
199 apbc_base + APBC_PWM3, 10, 0, &clk_lock); in pxa910_clk_init()
|
| D | clk-of-pxa910.c | 31 #define APBC_PWM3 0x18 macro
146 …{PXA910_CLK_PWM3, "pwm3_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM3, 0x3, 0x3, 0x0, 0, &reset_…
|
| D | clk-pxa168.c | 29 #define APBC_PWM3 0x18 macro
194 apbc_base + APBC_PWM3, 10, 0, &clk_lock); in pxa168_clk_init()
|
| D | clk-mmp2.c | 36 #define APBC_PWM3 0x48 macro
239 apbc_base + APBC_PWM3, 10, 0, &clk_lock); in mmp2_clk_init()
|
| D | clk-of-mmp2.c | 42 #define APBC_PWM3 0x48 macro
261 …{MMP2_CLK_PWM3, "pwm3_clk", "pll1_48", CLK_SET_RATE_PARENT, APBC_PWM3, 0x7, 0x3, 0x0, 0, &reset_lo…
|