Home
last modified time | relevance | path

Searched refs:cdr (Results 1 – 18 of 18) sorted by relevance

/drivers/crypto/inside-secure/
Dsafexcel_ring.c14 struct safexcel_desc_ring *cdr, in safexcel_init_ring_descriptors() argument
22 cdr->offset = priv->config.cd_offset; in safexcel_init_ring_descriptors()
23 cdr->base = dmam_alloc_coherent(priv->dev, in safexcel_init_ring_descriptors()
24 cdr->offset * EIP197_DEFAULT_RING_SIZE, in safexcel_init_ring_descriptors()
25 &cdr->base_dma, GFP_KERNEL); in safexcel_init_ring_descriptors()
26 if (!cdr->base) in safexcel_init_ring_descriptors()
28 cdr->write = cdr->base; in safexcel_init_ring_descriptors()
29 cdr->base_end = cdr->base + cdr->offset * (EIP197_DEFAULT_RING_SIZE - 1); in safexcel_init_ring_descriptors()
30 cdr->read = cdr->base; in safexcel_init_ring_descriptors()
33 cdr->shoffset = priv->config.cdsh_offset; in safexcel_init_ring_descriptors()
[all …]
Dsafexcel.c504 writel(lower_32_bits(priv->ring[i].cdr.base_dma), in safexcel_hw_setup_cdesc_rings()
506 writel(upper_32_bits(priv->ring[i].cdr.base_dma), in safexcel_hw_setup_cdesc_rings()
956 cdesc = safexcel_ring_next_rptr(priv, &priv->ring[ring].cdr); in safexcel_complete()
1009 safexcel_ring_rollback_wptr(priv, &priv->ring[ring].cdr); in safexcel_invalidate_cache()
1630 &priv->ring[i].cdr, in safexcel_probe_generic()
Dsafexcel.h701 struct safexcel_desc_ring cdr; member
894 struct safexcel_desc_ring *cdr,
Dsafexcel_hash.c505 safexcel_ring_rollback_wptr(priv, &priv->ring[ring].cdr); in safexcel_ahash_send_req()
Dsafexcel_cipher.c899 safexcel_ring_rollback_wptr(priv, &priv->ring[ring].cdr); in safexcel_send_req()
/drivers/net/can/sja1000/
Dsja1000_isa.c35 static unsigned char cdr[MAXDEV] = {[0 ... (MAXDEV - 1)] = 0xff}; variable
56 module_param_array(cdr, byte, NULL, 0444);
57 MODULE_PARM_DESC(cdr, "Clock divider register "
190 if (cdr[idx] != 0xff) in sja1000_isa_probe()
191 priv->cdr = cdr[idx]; in sja1000_isa_probe()
192 else if (cdr[0] != 0xff) in sja1000_isa_probe()
193 priv->cdr = cdr[0]; in sja1000_isa_probe()
195 priv->cdr = CDR_DEFAULT; in sja1000_isa_probe()
Dsja1000_platform.c119 priv->cdr = pdata->cdr; in sp_populate()
187 priv->cdr |= divider / 2 - 1; in sp_populate_of()
189 priv->cdr |= CDR_CLKOUT_MASK; in sp_populate_of()
191 priv->cdr |= CDR_CLK_OFF; /* default */ in sp_populate_of()
195 priv->cdr |= CDR_CBP; /* default */ in sp_populate_of()
Dplx_pci.c157 u8 cdr; /* clock divider register */ member
692 priv->cdr = ci->cdr; in plx_pci_add_card()
Dsja1000.h173 u8 cdr; /* clock divider register */ member
Dtscan1.c127 priv->cdr = CDR_CBP | CDR_CLK_OFF; in tscan1_probe()
Dpeak_pcmcia.c561 priv->cdr = PCC_CDR; in pcan_add_channels()
565 priv->cdr |= CDR_CLK_OFF; in pcan_add_channels()
Df81601.c170 priv->cdr = CDR_CBP; in f81601_pci_probe()
Dpeak_pci.c649 priv->cdr = PEAK_PCI_CDR; in peak_pci_probe()
652 priv->cdr |= CDR_CLK_OFF; in peak_pci_probe()
Dems_pcmcia.c218 priv->cdr = EMS_PCMCIA_CDR; in ems_pcmcia_add_card()
Dems_pci.c311 priv->cdr = EMS_PCI_CDR; in ems_pci_add_card()
Dkvaser_pci.c249 priv->cdr = KVASER_PCI_CDR; in kvaser_pci_add_chan()
Dsja1000.c189 priv->write_reg(priv, SJA1000_CDR, priv->cdr | CDR_PELICAN); in chipset_init()
/drivers/mtd/devices/
Ddocg3.c234 int i, cdr, len4; in doc_read_data_area() local
239 cdr = len & 0x1; in doc_read_data_area()
240 len4 = len - cdr; in doc_read_data_area()
253 if (cdr) { in doc_read_data_area()
258 for (i = 0; i < cdr; i++) { in doc_read_data_area()
278 int i, cdr, len4; in doc_write_data_area() local
283 cdr = len & 0x3; in doc_write_data_area()
284 len4 = len - cdr; in doc_write_data_area()
294 for (i = 0; i < cdr; i++) { in doc_write_data_area()