Home
last modified time | relevance | path

Searched refs:reg_data (Results 1 – 25 of 109) sorted by relevance

12345

/drivers/power/supply/
Dmax14577_charger.c51 u8 reg_data; in max14577_get_charger_state() local
64 ret = max14577_read_reg(rmap, MAX14577_CHG_REG_CHG_CTRL2, &reg_data); in max14577_get_charger_state()
68 if ((reg_data & CHGCTRL2_MBCHOSTEN_MASK) == 0) { in max14577_get_charger_state()
73 ret = max14577_read_reg(rmap, MAX14577_CHG_REG_STATUS3, &reg_data); in max14577_get_charger_state()
77 if (reg_data & STATUS3_CGMBC_MASK) { in max14577_get_charger_state()
79 if (reg_data & STATUS3_EOC_MASK) in max14577_get_charger_state()
124 u8 reg_data; in max14577_get_online() local
128 ret = max14577_read_reg(rmap, MAX14577_MUIC_REG_STATUS2, &reg_data); in max14577_get_online()
132 reg_data = ((reg_data & STATUS2_CHGTYP_MASK) >> STATUS2_CHGTYP_SHIFT); in max14577_get_online()
133 chg_type = maxim_get_charger_type(chg->max14577->dev_type, reg_data); in max14577_get_online()
[all …]
/drivers/clk/rockchip/
Dclk-cpu.c59 const struct rockchip_cpuclk_reg_data *reg_data; member
86 const struct rockchip_cpuclk_reg_data *reg_data = cpuclk->reg_data; in rockchip_cpuclk_recalc_rate() local
87 u32 clksel0 = readl_relaxed(cpuclk->reg_base + reg_data->core_reg[0]); in rockchip_cpuclk_recalc_rate()
89 clksel0 >>= reg_data->div_core_shift[0]; in rockchip_cpuclk_recalc_rate()
90 clksel0 &= reg_data->div_core_mask[0]; in rockchip_cpuclk_recalc_rate()
119 const struct rockchip_cpuclk_reg_data *reg_data = cpuclk->reg_data; in rockchip_cpuclk_pre_rate_change() local
146 if (alt_div > reg_data->div_core_mask[0]) { in rockchip_cpuclk_pre_rate_change()
148 __func__, alt_div, reg_data->div_core_mask[0]); in rockchip_cpuclk_pre_rate_change()
149 alt_div = reg_data->div_core_mask[0]; in rockchip_cpuclk_pre_rate_change()
162 for (i = 0; i < reg_data->num_cores; i++) { in rockchip_cpuclk_pre_rate_change()
[all …]
/drivers/watchdog/
Dmlx_wdt.c59 struct mlxreg_core_data *reg_data; in mlxreg_wdt_check_card_reset() local
69 reg_data = &wdt->pdata->data[wdt->reset_idx]; in mlxreg_wdt_check_card_reset()
70 rc = regmap_read(wdt->regmap, reg_data->reg, &regval); in mlxreg_wdt_check_card_reset()
72 if (regval & ~reg_data->mask) { in mlxreg_wdt_check_card_reset()
83 struct mlxreg_core_data *reg_data = &wdt->pdata->data[wdt->action_idx]; in mlxreg_wdt_start() local
85 return regmap_update_bits(wdt->regmap, reg_data->reg, ~reg_data->mask, in mlxreg_wdt_start()
86 BIT(reg_data->bit)); in mlxreg_wdt_start()
92 struct mlxreg_core_data *reg_data = &wdt->pdata->data[wdt->action_idx]; in mlxreg_wdt_stop() local
94 return regmap_update_bits(wdt->regmap, reg_data->reg, ~reg_data->mask, in mlxreg_wdt_stop()
95 ~BIT(reg_data->bit)); in mlxreg_wdt_stop()
[all …]
/drivers/soc/qcom/
Dspm.c157 if (drv->reg_data->reg_offset[reg]) in spm_register_write()
159 drv->reg_data->reg_offset[reg]); in spm_register_write()
168 if (!drv->reg_data->reg_offset[reg]) in spm_register_write_sync()
173 drv->reg_data->reg_offset[reg]); in spm_register_write_sync()
175 drv->reg_data->reg_offset[reg]); in spm_register_write_sync()
185 return readl_relaxed(drv->reg_base + drv->reg_data->reg_offset[reg]); in spm_register_read()
194 start_index = drv->reg_data->start_index[mode]; in spm_set_low_power_mode()
248 drv->reg_data = match_id->data; in spm_dev_probe()
252 addr = drv->reg_base + drv->reg_data->reg_offset[SPM_REG_SEQ_ENTRY]; in spm_dev_probe()
253 __iowrite32_copy(addr, drv->reg_data->seq, in spm_dev_probe()
[all …]
/drivers/net/ethernet/intel/e1000e/
D80003es2lan.c731 u32 reg_data; in e1000_init_hw_80003es2lan() local
777 reg_data = er32(TXDCTL(0)); in e1000_init_hw_80003es2lan()
778 reg_data = ((reg_data & ~E1000_TXDCTL_WTHRESH) | in e1000_init_hw_80003es2lan()
780 ew32(TXDCTL(0), reg_data); in e1000_init_hw_80003es2lan()
783 reg_data = er32(TXDCTL(1)); in e1000_init_hw_80003es2lan()
784 reg_data = ((reg_data & ~E1000_TXDCTL_WTHRESH) | in e1000_init_hw_80003es2lan()
786 ew32(TXDCTL(1), reg_data); in e1000_init_hw_80003es2lan()
789 reg_data = er32(TCTL); in e1000_init_hw_80003es2lan()
790 reg_data |= E1000_TCTL_RTLC; in e1000_init_hw_80003es2lan()
791 ew32(TCTL, reg_data); in e1000_init_hw_80003es2lan()
[all …]
/drivers/regulator/
Dmax14577-regulator.c19 u8 reg_data; in max14577_reg_is_enabled() local
23 max14577_read_reg(rmap, MAX14577_CHG_REG_CHG_CTRL2, &reg_data); in max14577_reg_is_enabled()
24 if ((reg_data & CHGCTRL2_MBCHOSTEN_MASK) == 0) in max14577_reg_is_enabled()
26 max14577_read_reg(rmap, MAX14577_CHG_REG_STATUS3, &reg_data); in max14577_reg_is_enabled()
27 if ((reg_data & STATUS3_CGMBC_MASK) == 0) in max14577_reg_is_enabled()
38 u8 reg_data; in max14577_reg_get_current_limit() local
47 max14577_read_reg(rmap, MAX14577_CHG_REG_CHG_CTRL4, &reg_data); in max14577_reg_get_current_limit()
49 if ((reg_data & CHGCTRL4_MBCICHWRCL_MASK) == 0) in max14577_reg_get_current_limit()
52 reg_data = ((reg_data & CHGCTRL4_MBCICHWRCH_MASK) >> in max14577_reg_get_current_limit()
54 return limits->high_start + reg_data * limits->high_step; in max14577_reg_get_current_limit()
[all …]
Dmax77693-regulator.c57 const struct chg_reg_data *reg_data = rdev_get_drvdata(rdev); in max77693_chg_get_current_limit() local
64 ret = regmap_read(rdev->regmap, reg_data->linear_reg, &reg); in max77693_chg_get_current_limit()
68 sel = reg & reg_data->linear_mask; in max77693_chg_get_current_limit()
71 if (sel <= reg_data->min_sel) in max77693_chg_get_current_limit()
74 sel -= reg_data->min_sel; in max77693_chg_get_current_limit()
76 val = chg_min_uA + reg_data->uA_step * sel; in max77693_chg_get_current_limit()
86 const struct chg_reg_data *reg_data = rdev_get_drvdata(rdev); in max77693_chg_set_current_limit() local
90 while (chg_min_uA + reg_data->uA_step * sel < min_uA) in max77693_chg_set_current_limit()
93 if (chg_min_uA + reg_data->uA_step * sel > max_uA) in max77693_chg_set_current_limit()
97 sel += reg_data->min_sel; in max77693_chg_set_current_limit()
[all …]
Dqcom-labibb-regulator.c768 const struct labibb_regulator_data *reg_data; in qcom_labibb_regulator_probe() local
783 for (reg_data = match->data; reg_data->name; reg_data++) { in qcom_labibb_regulator_probe()
790 ret = regmap_read(reg_regmap, reg_data->base + REG_PERPH_TYPE, in qcom_labibb_regulator_probe()
800 WARN_ON(type != reg_data->type)) in qcom_labibb_regulator_probe()
810 reg_data->name); in qcom_labibb_regulator_probe()
815 reg_data->name); in qcom_labibb_regulator_probe()
839 vreg->base = reg_data->base; in qcom_labibb_regulator_probe()
840 vreg->type = reg_data->type; in qcom_labibb_regulator_probe()
865 memcpy(&vreg->desc, reg_data->desc, sizeof(vreg->desc)); in qcom_labibb_regulator_probe()
866 vreg->desc.of_match = reg_data->name; in qcom_labibb_regulator_probe()
[all …]
/drivers/net/wireless/intel/iwlwifi/fw/
Ddbg.c1026 struct iwl_dump_ini_region_data *reg_data, in iwl_dump_ini_prph_mac_iter() argument
1029 struct iwl_fw_ini_region_tlv *reg = (void *)reg_data->reg_tlv->data; in iwl_dump_ini_prph_mac_iter()
1051 struct iwl_dump_ini_region_data *reg_data, in iwl_dump_ini_prph_phy_iter() argument
1054 struct iwl_fw_ini_region_tlv *reg = (void *)reg_data->reg_tlv->data; in iwl_dump_ini_prph_phy_iter()
1101 struct iwl_dump_ini_region_data *reg_data, in iwl_dump_ini_csr_iter() argument
1104 struct iwl_fw_ini_region_tlv *reg = (void *)reg_data->reg_tlv->data; in iwl_dump_ini_csr_iter()
1120 struct iwl_dump_ini_region_data *reg_data, in iwl_dump_ini_config_iter() argument
1124 struct iwl_fw_ini_region_tlv *reg = (void *)reg_data->reg_tlv->data; in iwl_dump_ini_config_iter()
1152 struct iwl_dump_ini_region_data *reg_data, in iwl_dump_ini_dev_mem_iter() argument
1155 struct iwl_fw_ini_region_tlv *reg = (void *)reg_data->reg_tlv->data; in iwl_dump_ini_dev_mem_iter()
[all …]
/drivers/net/ethernet/xilinx/
Dxilinx_emaclite.c152 u32 reg_data; in xemaclite_enable_interrupts() local
155 reg_data = xemaclite_readl(drvdata->base_addr + XEL_TSR_OFFSET); in xemaclite_enable_interrupts()
156 xemaclite_writel(reg_data | XEL_TSR_XMIT_IE_MASK, in xemaclite_enable_interrupts()
175 u32 reg_data; in xemaclite_disable_interrupts() local
181 reg_data = xemaclite_readl(drvdata->base_addr + XEL_TSR_OFFSET); in xemaclite_disable_interrupts()
182 xemaclite_writel(reg_data & (~XEL_TSR_XMIT_IE_MASK), in xemaclite_disable_interrupts()
186 reg_data = xemaclite_readl(drvdata->base_addr + XEL_RSR_OFFSET); in xemaclite_disable_interrupts()
187 xemaclite_writel(reg_data & (~XEL_RSR_RECV_IE_MASK), in xemaclite_disable_interrupts()
310 u32 reg_data; in xemaclite_send_data() local
321 reg_data = xemaclite_readl(addr + XEL_TSR_OFFSET); in xemaclite_send_data()
[all …]
/drivers/usb/isp1760/
Disp1760-if.c39 u32 reg_data; in isp1761_pci_init() local
75 reg_data = 0; in isp1761_pci_init()
76 while ((reg_data != 0xFACE) && retry_count) { in isp1761_pci_init()
82 reg_data = readl(iobase + ISP176x_HC_SCRATCH) & 0x0000ffff; in isp1761_pci_init()
92 if (reg_data != 0xFACE) { in isp1761_pci_init()
93 dev_err(&dev->dev, "scratch register mismatch %x\n", reg_data); in isp1761_pci_init()
115 reg_data = readl(iobase + PLX_INT_CSR_REG); in isp1761_pci_init()
116 reg_data |= 0x900; in isp1761_pci_init()
117 writel(reg_data, iobase + PLX_INT_CSR_REG); in isp1761_pci_init()
/drivers/clk/ti/
Dclkctrl.c513 const struct omap_clkctrl_reg_data *reg_data; in _ti_omap4_clkctrl_setup() local
643 reg_data = data->regs; in _ti_omap4_clkctrl_setup()
645 while (reg_data->parent) { in _ti_omap4_clkctrl_setup()
646 if ((reg_data->flags & CLKF_SOC_MASK) && in _ti_omap4_clkctrl_setup()
647 (reg_data->flags & soc_mask) == 0) { in _ti_omap4_clkctrl_setup()
648 reg_data++; in _ti_omap4_clkctrl_setup()
656 hw->enable_reg.ptr = provider->base + reg_data->offset; in _ti_omap4_clkctrl_setup()
658 _ti_clkctrl_setup_subclks(provider, node, reg_data, in _ti_omap4_clkctrl_setup()
661 if (reg_data->flags & CLKF_SW_SUP) in _ti_omap4_clkctrl_setup()
663 if (reg_data->flags & CLKF_HW_SUP) in _ti_omap4_clkctrl_setup()
[all …]
/drivers/char/xilinx_hwicap/
Dfifo_icap.c359 u32 reg_data; in fifo_icap_reset() local
364 reg_data = in_be32(drvdata->base_address + XHI_CR_OFFSET); in fifo_icap_reset()
367 reg_data | XHI_CR_SW_RESET_MASK); in fifo_icap_reset()
370 reg_data & (~XHI_CR_SW_RESET_MASK)); in fifo_icap_reset()
380 u32 reg_data; in fifo_icap_flush_fifo() local
385 reg_data = in_be32(drvdata->base_address + XHI_CR_OFFSET); in fifo_icap_flush_fifo()
388 reg_data | XHI_CR_FIFO_CLR_MASK); in fifo_icap_flush_fifo()
391 reg_data & (~XHI_CR_FIFO_CLR_MASK)); in fifo_icap_flush_fifo()
/drivers/gpu/drm/amd/amdgpu/
Dnbio_v2_3.c501 uint32_t reg_data = 0; in nbio_v2_3_apply_lc_spc_mode_wa() local
508 reg_data = RREG32_PCIE(smnPCIE_LC_LINK_WIDTH_CNTL); in nbio_v2_3_apply_lc_spc_mode_wa()
509 link_width = (reg_data & PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD_MASK) in nbio_v2_3_apply_lc_spc_mode_wa()
517 reg_data = RREG32_PCIE(smnPCIE_LC_CNTL6); in nbio_v2_3_apply_lc_spc_mode_wa()
518 reg_data &= ~PCIE_LC_CNTL6__LC_SPC_MODE_8GT_MASK; in nbio_v2_3_apply_lc_spc_mode_wa()
519 reg_data |= (0x2 << PCIE_LC_CNTL6__LC_SPC_MODE_8GT__SHIFT); in nbio_v2_3_apply_lc_spc_mode_wa()
520 WREG32_PCIE(smnPCIE_LC_CNTL6, reg_data); in nbio_v2_3_apply_lc_spc_mode_wa()
526 uint32_t reg_data = 0; in nbio_v2_3_apply_l1_link_width_reconfig_wa() local
531 reg_data = RREG32_PCIE(smnPCIE_LC_LINK_WIDTH_CNTL); in nbio_v2_3_apply_l1_link_width_reconfig_wa()
532 reg_data |= PCIE_LC_LINK_WIDTH_CNTL__LC_L1_RECONFIG_EN_MASK; in nbio_v2_3_apply_l1_link_width_reconfig_wa()
[all …]
/drivers/extcon/
Dextcon-ptn5150.c74 unsigned int port_status, reg_data, vbus; in ptn5150_check_state() local
78 ret = regmap_read(info->regmap, PTN5150_REG_CC_STATUS, &reg_data); in ptn5150_check_state()
84 port_status = FIELD_GET(PTN5150_REG_CC_PORT_ATTACHMENT, reg_data); in ptn5150_check_state()
95 vbus = FIELD_GET(PTN5150_REG_CC_VBUS_DETECTION, reg_data); in ptn5150_check_state()
183 unsigned int reg_data, vendor_id, version_id; in ptn5150_init_dev_type() local
186 ret = regmap_read(info->regmap, PTN5150_REG_DEVICE_ID, &reg_data); in ptn5150_init_dev_type()
192 vendor_id = FIELD_GET(PTN5150_REG_DEVICE_ID_VENDOR, reg_data); in ptn5150_init_dev_type()
193 version_id = FIELD_GET(PTN5150_REG_DEVICE_ID_VERSION, reg_data); in ptn5150_init_dev_type()
198 ret = regmap_read(info->regmap, PTN5150_REG_INT_STATUS, &reg_data); in ptn5150_init_dev_type()
206 ret = regmap_read(info->regmap, PTN5150_REG_INT_REG_STATUS, &reg_data); in ptn5150_init_dev_type()
Dextcon-sm5502.c30 struct reg_data { struct
66 struct reg_data *reg_data; member
74 static struct reg_data sm5502_reg_data[] = {
102 static struct reg_data sm5504_reg_data[] = {
644 unsigned int reg_data, vendor_id, version_id; in sm5502_init_dev_type() local
648 ret = regmap_read(info->regmap, SM5502_REG_DEVICE_ID, &reg_data); in sm5502_init_dev_type()
655 vendor_id = ((reg_data & SM5502_REG_DEVICE_ID_VENDOR_MASK) >> in sm5502_init_dev_type()
657 version_id = ((reg_data & SM5502_REG_DEVICE_ID_VERSION_MASK) >> in sm5502_init_dev_type()
667 if (!info->type->reg_data[i].invert) in sm5502_init_dev_type()
668 val |= ~info->type->reg_data[i].val; in sm5502_init_dev_type()
[all …]
Dextcon-rt8973a.c31 struct reg_data { struct
55 struct reg_data *reg_data; member
71 static struct reg_data rt8973a_reg_data[] = {
523 u8 reg = info->reg_data[i].reg; in rt8973a_init_dev_type()
524 u8 mask = info->reg_data[i].mask; in rt8973a_init_dev_type()
527 if (info->reg_data[i].invert) in rt8973a_init_dev_type()
528 val = ~info->reg_data[i].val; in rt8973a_init_dev_type()
530 val = info->reg_data[i].val; in rt8973a_init_dev_type()
571 info->reg_data = rt8973a_reg_data; in rt8973a_muic_i2c_probe()
/drivers/staging/vt6656/
Drf.c198 u8 reg_data[4]; in vnt_rf_write_embedded() local
202 reg_data[0] = (u8)data; in vnt_rf_write_embedded()
203 reg_data[1] = (u8)(data >> 8); in vnt_rf_write_embedded()
204 reg_data[2] = (u8)(data >> 16); in vnt_rf_write_embedded()
205 reg_data[3] = (u8)(data >> 24); in vnt_rf_write_embedded()
208 ARRAY_SIZE(reg_data), reg_data); in vnt_rf_write_embedded()
/drivers/thermal/intel/int340x_thermal/
Dprocessor_thermal_mbox.c50 u32 reg_data; in send_mbox_write_cmd() local
63 reg_data = BIT_ULL(MBOX_BUSY_BIT) | id; in send_mbox_write_cmd()
64 writel(reg_data, (proc_priv->mmio_base + MBOX_OFFSET_INTERFACE)); in send_mbox_write_cmd()
76 u32 reg_data; in send_mbox_read_cmd() local
88 reg_data = BIT_ULL(MBOX_BUSY_BIT) | id; in send_mbox_read_cmd()
89 writel(reg_data, (proc_priv->mmio_base + MBOX_OFFSET_INTERFACE)); in send_mbox_read_cmd()
/drivers/net/wireless/ath/wcn36xx/
Ddxe.c261 int reg_data = 0; in wcn36xx_dxe_enable_ch_int() local
265 &reg_data); in wcn36xx_dxe_enable_ch_int()
267 reg_data |= wcn_ch; in wcn36xx_dxe_enable_ch_int()
271 (int)reg_data); in wcn36xx_dxe_enable_ch_int()
277 int reg_data = 0; in wcn36xx_dxe_disable_ch_int() local
281 &reg_data); in wcn36xx_dxe_disable_ch_int()
283 reg_data &= ~wcn_ch; in wcn36xx_dxe_disable_ch_int()
287 (int)reg_data); in wcn36xx_dxe_disable_ch_int()
901 int reg_data = 0, ret; in wcn36xx_dxe_init() local
903 reg_data = WCN36XX_DXE_REG_RESET; in wcn36xx_dxe_init()
[all …]
/drivers/edac/
Dqcom_edac.c209 struct llcc_edac_reg_data reg_data = edac_reg_data[err_type]; in dump_syn_reg_values() local
216 for (i = 0; i < reg_data.reg_cnt; i++) { in dump_syn_reg_values()
224 reg_data.name, i, synd_val); in dump_syn_reg_values()
232 err_cnt &= reg_data.count_mask; in dump_syn_reg_values()
233 err_cnt >>= reg_data.count_shift; in dump_syn_reg_values()
235 reg_data.name, err_cnt); in dump_syn_reg_values()
242 err_ways &= reg_data.ways_mask; in dump_syn_reg_values()
243 err_ways >>= reg_data.ways_shift; in dump_syn_reg_values()
246 reg_data.name, err_ways); in dump_syn_reg_values()
/drivers/input/mouse/
Dcyapa_gen3.c334 static int cyapa_gen3_state_parse(struct cyapa *cyapa, u8 *reg_data, int len) in cyapa_gen3_state_parse() argument
339 if (reg_data[REG_BL_FILE] == BL_FILE && in cyapa_gen3_state_parse()
340 reg_data[REG_BL_ERROR] == BL_ERROR_NO_ERR_IDLE && in cyapa_gen3_state_parse()
341 (reg_data[REG_BL_STATUS] == in cyapa_gen3_state_parse()
343 reg_data[REG_BL_STATUS] == BL_STATUS_RUNNING)) { in cyapa_gen3_state_parse()
351 } else if (reg_data[REG_BL_FILE] == BL_FILE && in cyapa_gen3_state_parse()
352 (reg_data[REG_BL_STATUS] & BL_STATUS_RUNNING) == in cyapa_gen3_state_parse()
355 if (reg_data[REG_BL_STATUS] & BL_STATUS_BUSY) { in cyapa_gen3_state_parse()
358 if ((reg_data[REG_BL_ERROR] & BL_ERROR_BOOTLOADING) == in cyapa_gen3_state_parse()
364 } else if ((reg_data[REG_OP_STATUS] & OP_STATUS_SRC) && in cyapa_gen3_state_parse()
[all …]
/drivers/clk/
Dclk-cdce925.c529 u8 reg_data[2]; in cdce925_regmap_i2c_write() local
535 reg_data[0] = CDCE925_I2C_COMMAND_BYTE_TRANSFER | ((u8 *)data)[0]; in cdce925_regmap_i2c_write()
536 reg_data[1] = ((u8 *)data)[1]; in cdce925_regmap_i2c_write()
539 reg_data[0], reg_data[1]); in cdce925_regmap_i2c_write()
541 ret = i2c_master_send(i2c, reg_data, count); in cdce925_regmap_i2c_write()
557 u8 reg_data[2]; in cdce925_regmap_i2c_read() local
564 xfer[0].buf = reg_data; in cdce925_regmap_i2c_read()
566 reg_data[0] = in cdce925_regmap_i2c_read()
570 reg_data[0] = in cdce925_regmap_i2c_read()
572 reg_data[1] = val_size; in cdce925_regmap_i2c_read()
[all …]
/drivers/pinctrl/ti/
Dpinctrl-ti-iodelay.c154 const struct ti_iodelay_reg_data *reg_data; member
209 const struct ti_iodelay_reg_data *reg = iod->reg_data; in ti_iodelay_pinconf_set()
283 const struct ti_iodelay_reg_data *reg = iod->reg_data; in ti_iodelay_pinconf_init_dev()
361 const struct ti_iodelay_reg_data *reg = iod->reg_data; in ti_iodelay_pinconf_deinit_dev()
399 const struct ti_iodelay_reg_data *r = iod->reg_data; in ti_iodelay_offset_to_pin()
439 r = iod->reg_data; in ti_iodelay_node_iterator()
643 const struct ti_iodelay_reg_data *r = iod->reg_data; in ti_iodelay_pin_to_offset()
665 r = iod->reg_data; in ti_iodelay_pin_dbg_show()
745 const struct ti_iodelay_reg_data *r = iod->reg_data; in ti_iodelay_alloc_pins()
847 iod->reg_data = match->data; in ti_iodelay_probe()
[all …]
/drivers/mfd/
Dda9150-core.c67 u8 *reg_data; in da9150_i2c_write_device() local
70 reg_data = kzalloc(1 + count, GFP_KERNEL); in da9150_i2c_write_device()
71 if (!reg_data) in da9150_i2c_write_device()
74 reg_data[0] = addr; in da9150_i2c_write_device()
75 memcpy(&reg_data[1], buf, count); in da9150_i2c_write_device()
81 xfer.buf = reg_data; in da9150_i2c_write_device()
84 kfree(reg_data); in da9150_i2c_write_device()

12345