Home
last modified time | relevance | path

Searched refs:scp_parents (Results 1 – 12 of 12) sorted by relevance

/drivers/clk/mediatek/
Dclk-mt7629.c219 static const char * const scp_parents[] = { variable
506 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents,
527 MUX_GATE(CLK_TOP_SATA_MCU_SEL, "sata_mcu_sel", scp_parents,
529 MUX_GATE(CLK_TOP_PCIE0_MCU_SEL, "pcie0_mcu_sel", scp_parents,
531 MUX_GATE(CLK_TOP_PCIE1_MCU_SEL, "pcie1_mcu_sel", scp_parents,
533 MUX_GATE(CLK_TOP_SSUSB_MCU_SEL, "ssusb_mcu_sel", scp_parents,
Dclk-mt6795-topckgen.c287 static const char * const scp_parents[] = { variable
483 TOP_MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, 0x90, 8, 3, 15, 0),
Dclk-mt8186-topckgen.c91 static const char * const scp_parents[] = { variable
508 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_SCP, "top_scp", scp_parents,
Dclk-mt6797.c243 static const char * const scp_parents[] = { variable
360 MUX(CLK_TOP_MUX_SCP, "scp_sel", scp_parents,
Dclk-mt8195-topckgen.c140 static const char * const scp_parents[] = { variable
869 scp_parents, 0x020, 0x024, 0x028, 16, 3, 23, 0x04, 2, CLK_IS_CRITICAL),
Dclk-mt6765.c188 static const char * const scp_parents[] = { variable
377 MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, CLK_CFG_0,
Dclk-mt2701.c268 static const char * const scp_parents[] = { variable
527 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents,
Dclk-mt6779.c133 static const char * const scp_parents[] = { variable
646 MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP, "scp_sel", scp_parents,
Dclk-mt8183.c452 static const char * const scp_parents[] = { variable
628 scp_parents, 0xc0,
Dclk-mt8365.c119 static const char * const scp_parents[] = { variable
425 MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, 0x040,
Dclk-mt8192.c124 static const char * const scp_parents[] = { variable
561 scp_parents, 0x010, 0x014, 0x018, 16, 3, 23, 0x004, 2),
Dclk-mt8173.c348 static const char * const scp_parents[] __initconst = { variable
569 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, 0x0090, 8, 3, 15),