Home
last modified time | relevance | path

Searched refs:bclk_ratio (Results 1 – 13 of 13) sorted by relevance

/sound/soc/apple/
Dmca.c142 unsigned int bclk_ratio; member
542 cl->bclk_ratio = ratio; in mca_set_bclk_ratio()
575 unsigned long bclk_ratio; in mca_fe_hw_params() local
594 if (cl->bclk_ratio) in mca_fe_hw_params()
595 bclk_ratio = cl->bclk_ratio; in mca_fe_hw_params()
597 bclk_ratio = tdm_slot_width * tdm_slots; in mca_fe_hw_params()
607 if ((bclk_ratio % nchannels) != 0) { in mca_fe_hw_params()
609 bclk_ratio, nchannels); in mca_fe_hw_params()
613 tdm_slot_width = bclk_ratio / nchannels; in mca_fe_hw_params()
664 writel_relaxed((bclk_ratio / 2) - 1, in mca_fe_hw_params()
[all …]
/sound/soc/tegra/
Dtegra210_i2s.c508 ucontrol->value.integer.value[0] = i2s->bclk_ratio; in tegra210_i2s_get_bclk_ratio()
520 if (value == i2s->bclk_ratio) in tegra210_i2s_put_bclk_ratio()
523 i2s->bclk_ratio = value; in tegra210_i2s_put_bclk_ratio()
533 i2s->bclk_ratio = ratio; in tegra210_i2s_set_dai_bclk_ratio()
547 if (i2s->bclk_ratio) in tegra210_i2s_set_timing_params()
548 num_bclk *= i2s->bclk_ratio; in tegra210_i2s_set_timing_params()
Dtegra210_i2s.h119 unsigned int bclk_ratio; member
/sound/soc/intel/boards/
Dbytcr_rt5651.c141 int rate, int bclk_ratio) in byt_rt5651_prepare_and_enable_pll1() argument
148 clk_freq = rate * bclk_ratio; in byt_rt5651_prepare_and_enable_pll1()
351 int bclk_ratio; in byt_rt5651_aif1_hw_params() local
354 bclk_ratio = 32; in byt_rt5651_aif1_hw_params()
356 bclk_ratio = 50; in byt_rt5651_aif1_hw_params()
358 return byt_rt5651_prepare_and_enable_pll1(codec_dai, rate, bclk_ratio); in byt_rt5651_aif1_hw_params()
/sound/soc/codecs/
Dcs42l42.h38 u32 bclk_ratio; member
Drt1019.h161 unsigned int bclk_ratio; member
Dcx2072x.c45 unsigned int bclk_ratio; member
932 if (cx2072x->bclk_ratio) in cx2072x_hw_params()
933 frame_size = cx2072x->bclk_ratio; in cx2072x_hw_params()
982 cx2072x->bclk_ratio = ratio; in cx2072x_set_dai_bclk_ratio()
1650 cx2072x->bclk_ratio = 0; in cx2072x_i2c_probe()
Dcs42l42.c901 if (cs42l42->bclk_ratio) { in cs42l42_pcm_hw_params()
903 bclk = cs42l42->bclk_ratio * params_rate(params); in cs42l42_pcm_hw_params()
991 unsigned int bclk_ratio) in cs42l42_set_bclk_ratio() argument
996 cs42l42->bclk_ratio = bclk_ratio; in cs42l42_set_bclk_ratio()
Dpcm512x.c50 unsigned int bclk_ratio; member
913 if (pcm512x->bclk_ratio > 0) { in pcm512x_set_dividers()
914 lrclk_div = pcm512x->bclk_ratio; in pcm512x_set_dividers()
1428 pcm512x->bclk_ratio = ratio; in pcm512x_set_bclk_ratio()
Dtscs42xx.c33 int bclk_ratio; member
1260 tscs42xx->bclk_ratio = ratio; in tscs42xx_set_dai_bclk_ratio()
/sound/soc/rockchip/
Drockchip_i2s.c56 unsigned int bclk_ratio; member
361 bclk_rate = i2s->bclk_ratio * params_rate(params); in rockchip_i2s_hw_params()
509 i2s->bclk_ratio = ratio; in rockchip_i2s_set_bclk_ratio()
795 i2s->bclk_ratio = 64; in rockchip_i2s_probe()
/sound/soc/fsl/
Dfsl_sai.c183 sai->bclk_ratio = ratio; in fsl_sai_set_dai_bclk_ratio()
540 else if (sai->bclk_ratio) in fsl_sai_hw_params()
541 slots = sai->bclk_ratio / slot_width; in fsl_sai_hw_params()
566 bclk = params_rate(params) * (sai->bclk_ratio ? sai->bclk_ratio : slots * slot_width); in fsl_sai_hw_params()
Dfsl_sai.h298 unsigned int bclk_ratio; member