Home
last modified time | relevance | path

Searched refs:APBC_UART1 (Results 1 – 6 of 6) sorted by relevance

/drivers/clk/mmp/
Dclk-pxa910.c24 #define APBC_UART1 0x4 macro
216 apbc_base + APBC_UART1, 4, 3, 0, &clk_lock); in pxa910_clk_init()
221 apbc_base + APBC_UART1, 10, 0, &clk_lock); in pxa910_clk_init()
Dclk-of-pxa910.c26 #define APBC_UART1 0x4 macro
127 …{0, "uart1_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART1
149 …{PXA910_CLK_UART1, "uart1_clk", "uart1_mux", CLK_SET_RATE_PARENT, APBC_UART1, 0x3, 0x3, 0x0, 0, &u…
Dclk-of-pxa168.c23 #define APBC_UART1 0x4 macro
169 …{0, "uart1_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART1
190 …{PXA168_CLK_UART1, "uart1_clk", "uart1_mux", CLK_SET_RATE_PARENT, APBC_UART1, 0x3, 0x3, 0x0, 0, &u…
Dclk-pxa168.c24 #define APBC_UART1 0x4 macro
211 apbc_base + APBC_UART1, 4, 3, 0, &clk_lock); in pxa168_clk_init()
216 apbc_base + APBC_UART1, 10, 0, &clk_lock); in pxa168_clk_init()
Dclk-mmp2.c29 #define APBC_UART1 0x30 macro
256 apbc_base + APBC_UART1, 4, 3, 0, &clk_lock); in mmp2_clk_init()
261 apbc_base + APBC_UART1, 10, 0, &clk_lock); in mmp2_clk_init()
Dclk-of-mmp2.c35 #define APBC_UART1 0x30 macro
238 …{0, "uart1_mux", uart_parent_names, ARRAY_SIZE(uart_parent_names), CLK_SET_RATE_PARENT, APBC_UART1
264 …{MMP2_CLK_UART1, "uart1_clk", "uart1_mux", CLK_SET_RATE_PARENT, APBC_UART1, 0x7, 0x3, 0x0, 0, &uar…