Home
last modified time | relevance | path

Searched refs:set_ofs (Results 1 – 25 of 127) sorted by relevance

123456

/drivers/clk/mediatek/
Dclk-mt8183-ipu_conn.c15 .set_ofs = 0x4,
21 .set_ofs = 0x10,
27 .set_ofs = 0x18,
33 .set_ofs = 0x1c,
39 .set_ofs = 0x20,
Dclk-mt8186-vdec.c16 .set_ofs = 0x0,
22 .set_ofs = 0x190,
28 .set_ofs = 0x200,
34 .set_ofs = 0x8,
Dclk-mt8195-vdo1.c14 .set_ofs = 0x104,
20 .set_ofs = 0x124,
26 .set_ofs = 0x134,
32 .set_ofs = 0x144,
38 .set_ofs = 0x400,
Dclk-gate.c20 int set_ofs; member
55 regmap_write(cg->regmap, cg->set_ofs, BIT(cg->bit)); in mtk_cg_set_bit()
157 struct regmap *regmap, int set_ofs, in mtk_clk_register_gate() argument
177 cg->set_ofs = set_ofs; in mtk_clk_register_gate()
234 gate->regs->set_ofs, in mtk_clk_register_gates_with_dev()
Dclk-mt2701-aud.c31 .set_ofs = 0x0,
37 .set_ofs = 0x10,
43 .set_ofs = 0x14,
49 .set_ofs = 0x634,
Dclk-mt7622-aud.c32 .set_ofs = 0x0,
38 .set_ofs = 0x10,
44 .set_ofs = 0x14,
50 .set_ofs = 0x634,
Dclk-mt8192-vdec.c16 .set_ofs = 0x0,
22 .set_ofs = 0x200,
28 .set_ofs = 0x8,
Dclk-mt8195-infra_ao.c15 .set_ofs = 0x80,
21 .set_ofs = 0x88,
27 .set_ofs = 0xa4,
33 .set_ofs = 0xc0,
39 .set_ofs = 0xe0,
Dclk-mt8195-vdec.c14 .set_ofs = 0x0,
20 .set_ofs = 0x200,
26 .set_ofs = 0x8,
Dclk-mt8195-vpp0.c14 .set_ofs = 0x24,
20 .set_ofs = 0x30,
26 .set_ofs = 0x3c,
Dclk-mt8192-mm.c15 .set_ofs = 0x104,
21 .set_ofs = 0x114,
27 .set_ofs = 0x1a4,
Dclk-mt8192-aud.c16 .set_ofs = 0x0,
22 .set_ofs = 0x4,
28 .set_ofs = 0x8,
Dclk-mt7986-eth.c20 .set_ofs = 0xe4,
36 .set_ofs = 0xe4,
52 .set_ofs = 0x30,
Dclk-mt8195-wpe.c14 .set_ofs = 0x0,
20 .set_ofs = 0x58,
26 .set_ofs = 0x5c,
Dclk-mt6765.c469 .set_ofs = 0x0,
475 .set_ofs = 0x104,
481 .set_ofs = 0x320,
521 .set_ofs = 0x80,
527 .set_ofs = 0x88,
533 .set_ofs = 0xa4,
539 .set_ofs = 0xc0,
630 .set_ofs = 0x14,
Dclk-mt8186-infra_ao.c15 .set_ofs = 0x80,
21 .set_ofs = 0x88,
27 .set_ofs = 0xa4,
33 .set_ofs = 0xc0,
Dclk-mt2712-mm.c16 .set_ofs = 0x104,
22 .set_ofs = 0x114,
28 .set_ofs = 0x224,
Dclk-mt8195-vdo0.c14 .set_ofs = 0x104,
20 .set_ofs = 0x114,
26 .set_ofs = 0x124,
Dclk-mt6795-vdecsys.c18 .set_ofs = 0x0000,
24 .set_ofs = 0x0008,
Dclk-mt8192.c721 .set_ofs = 0x14,
734 .set_ofs = 0x80,
740 .set_ofs = 0x88,
746 .set_ofs = 0xa4,
752 .set_ofs = 0xc0,
758 .set_ofs = 0xd0,
764 .set_ofs = 0xe0,
936 .set_ofs = 0x20c,
949 .set_ofs = 0x150,
Dclk-mt7622.c265 .set_ofs = 0x8,
271 .set_ofs = 0x40,
277 .set_ofs = 0x120,
283 .set_ofs = 0x128,
289 .set_ofs = 0x8,
295 .set_ofs = 0xC,
Dclk-mt6779-vdec.c17 .set_ofs = 0x0000,
23 .set_ofs = 0x0008,
Dclk-mt8183-vdec.c15 .set_ofs = 0x0,
21 .set_ofs = 0x8,
Dclk-mt2701-vdec.c16 .set_ofs = 0x0000,
22 .set_ofs = 0x0008,
Dclk-mt8365-vdec.c14 .set_ofs = 0x0,
20 .set_ofs = 0x8,

123456