• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 // SPDX-License-Identifier: GPL-2.0+
2 /*
3  * Copyright 2015-2017 Google, Inc
4  *
5  * USB Type-C Port Controller Interface.
6  */
7 
8 #include <linux/delay.h>
9 #include <linux/kernel.h>
10 #include <linux/module.h>
11 #include <linux/i2c.h>
12 #include <linux/interrupt.h>
13 #include <linux/property.h>
14 #include <linux/regmap.h>
15 #include <linux/usb/pd.h>
16 #include <linux/usb/tcpci.h>
17 #include <linux/usb/tcpm.h>
18 #include <linux/usb/typec.h>
19 #include <trace/hooks/typec.h>
20 
21 #define	PD_RETRY_COUNT_DEFAULT			3
22 #define	PD_RETRY_COUNT_3_0_OR_HIGHER		2
23 #define	AUTO_DISCHARGE_DEFAULT_THRESHOLD_MV	3500
24 #define	VSINKPD_MIN_IR_DROP_MV			750
25 #define	VSRC_NEW_MIN_PERCENT			95
26 #define	VSRC_VALID_MIN_MV			500
27 #define	VPPS_NEW_MIN_PERCENT			95
28 #define	VPPS_VALID_MIN_MV			100
29 #define	VSINKDISCONNECT_PD_MIN_PERCENT		90
30 
31 struct tcpci {
32 	struct device *dev;
33 
34 	struct tcpm_port *port;
35 
36 	struct regmap *regmap;
37 
38 	bool controls_vbus;
39 
40 	struct tcpc_dev tcpc;
41 	struct tcpci_data *data;
42 };
43 
44 struct tcpci_chip {
45 	struct tcpci *tcpci;
46 	struct tcpci_data data;
47 };
48 
tcpci_get_tcpm_port(struct tcpci * tcpci)49 struct tcpm_port *tcpci_get_tcpm_port(struct tcpci *tcpci)
50 {
51 	return tcpci->port;
52 }
53 EXPORT_SYMBOL_GPL(tcpci_get_tcpm_port);
54 
tcpc_to_tcpci(struct tcpc_dev * tcpc)55 static inline struct tcpci *tcpc_to_tcpci(struct tcpc_dev *tcpc)
56 {
57 	return container_of(tcpc, struct tcpci, tcpc);
58 }
59 
tcpci_read16(struct tcpci * tcpci,unsigned int reg,u16 * val)60 static int tcpci_read16(struct tcpci *tcpci, unsigned int reg, u16 *val)
61 {
62 	return regmap_raw_read(tcpci->regmap, reg, val, sizeof(u16));
63 }
64 
tcpci_write16(struct tcpci * tcpci,unsigned int reg,u16 val)65 static int tcpci_write16(struct tcpci *tcpci, unsigned int reg, u16 val)
66 {
67 	return regmap_raw_write(tcpci->regmap, reg, &val, sizeof(u16));
68 }
69 
tcpci_set_cc(struct tcpc_dev * tcpc,enum typec_cc_status cc)70 static int tcpci_set_cc(struct tcpc_dev *tcpc, enum typec_cc_status cc)
71 {
72 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
73 	bool vconn_pres;
74 	enum typec_cc_polarity polarity = TYPEC_POLARITY_CC1;
75 	unsigned int reg;
76 	int ret;
77 
78 	ret = regmap_read(tcpci->regmap, TCPC_POWER_STATUS, &reg);
79 	if (ret < 0)
80 		return ret;
81 
82 	vconn_pres = !!(reg & TCPC_POWER_STATUS_VCONN_PRES);
83 	if (vconn_pres) {
84 		ret = regmap_read(tcpci->regmap, TCPC_TCPC_CTRL, &reg);
85 		if (ret < 0)
86 			return ret;
87 
88 		if (reg & TCPC_TCPC_CTRL_ORIENTATION)
89 			polarity = TYPEC_POLARITY_CC2;
90 	}
91 
92 	switch (cc) {
93 	case TYPEC_CC_RA:
94 		reg = (TCPC_ROLE_CTRL_CC_RA << TCPC_ROLE_CTRL_CC1_SHIFT) |
95 			(TCPC_ROLE_CTRL_CC_RA << TCPC_ROLE_CTRL_CC2_SHIFT);
96 		break;
97 	case TYPEC_CC_RD:
98 		reg = (TCPC_ROLE_CTRL_CC_RD << TCPC_ROLE_CTRL_CC1_SHIFT) |
99 			(TCPC_ROLE_CTRL_CC_RD << TCPC_ROLE_CTRL_CC2_SHIFT);
100 		break;
101 	case TYPEC_CC_RP_DEF:
102 		reg = (TCPC_ROLE_CTRL_CC_RP << TCPC_ROLE_CTRL_CC1_SHIFT) |
103 			(TCPC_ROLE_CTRL_CC_RP << TCPC_ROLE_CTRL_CC2_SHIFT) |
104 			(TCPC_ROLE_CTRL_RP_VAL_DEF <<
105 			 TCPC_ROLE_CTRL_RP_VAL_SHIFT);
106 		break;
107 	case TYPEC_CC_RP_1_5:
108 		reg = (TCPC_ROLE_CTRL_CC_RP << TCPC_ROLE_CTRL_CC1_SHIFT) |
109 			(TCPC_ROLE_CTRL_CC_RP << TCPC_ROLE_CTRL_CC2_SHIFT) |
110 			(TCPC_ROLE_CTRL_RP_VAL_1_5 <<
111 			 TCPC_ROLE_CTRL_RP_VAL_SHIFT);
112 		break;
113 	case TYPEC_CC_RP_3_0:
114 		reg = (TCPC_ROLE_CTRL_CC_RP << TCPC_ROLE_CTRL_CC1_SHIFT) |
115 			(TCPC_ROLE_CTRL_CC_RP << TCPC_ROLE_CTRL_CC2_SHIFT) |
116 			(TCPC_ROLE_CTRL_RP_VAL_3_0 <<
117 			 TCPC_ROLE_CTRL_RP_VAL_SHIFT);
118 		break;
119 	case TYPEC_CC_OPEN:
120 	default:
121 		reg = (TCPC_ROLE_CTRL_CC_OPEN << TCPC_ROLE_CTRL_CC1_SHIFT) |
122 			(TCPC_ROLE_CTRL_CC_OPEN << TCPC_ROLE_CTRL_CC2_SHIFT);
123 		break;
124 	}
125 
126 	if (vconn_pres) {
127 		if (polarity == TYPEC_POLARITY_CC2) {
128 			reg &= ~(TCPC_ROLE_CTRL_CC1_MASK << TCPC_ROLE_CTRL_CC1_SHIFT);
129 			reg |= (TCPC_ROLE_CTRL_CC_OPEN << TCPC_ROLE_CTRL_CC1_SHIFT);
130 		} else {
131 			reg &= ~(TCPC_ROLE_CTRL_CC2_MASK << TCPC_ROLE_CTRL_CC2_SHIFT);
132 			reg |= (TCPC_ROLE_CTRL_CC_OPEN << TCPC_ROLE_CTRL_CC2_SHIFT);
133 		}
134 	}
135 
136 	ret = regmap_write(tcpci->regmap, TCPC_ROLE_CTRL, reg);
137 	if (ret < 0)
138 		return ret;
139 
140 	return 0;
141 }
142 
tcpci_apply_rc(struct tcpc_dev * tcpc,enum typec_cc_status cc,enum typec_cc_polarity polarity)143 static int tcpci_apply_rc(struct tcpc_dev *tcpc, enum typec_cc_status cc,
144 			  enum typec_cc_polarity polarity)
145 {
146 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
147 	unsigned int reg;
148 	int ret;
149 
150 	ret = regmap_read(tcpci->regmap, TCPC_ROLE_CTRL, &reg);
151 	if (ret < 0)
152 		return ret;
153 
154 	/*
155 	 * APPLY_RC state is when ROLE_CONTROL.CC1 != ROLE_CONTROL.CC2 and vbus autodischarge on
156 	 * disconnect is disabled. Bail out when ROLE_CONTROL.CC1 != ROLE_CONTROL.CC2.
157 	 */
158 	if (((reg & (TCPC_ROLE_CTRL_CC2_MASK << TCPC_ROLE_CTRL_CC2_SHIFT)) >>
159 	     TCPC_ROLE_CTRL_CC2_SHIFT) !=
160 	    ((reg & (TCPC_ROLE_CTRL_CC1_MASK << TCPC_ROLE_CTRL_CC1_SHIFT)) >>
161 	     TCPC_ROLE_CTRL_CC1_SHIFT))
162 		return 0;
163 
164 	return regmap_update_bits(tcpci->regmap, TCPC_ROLE_CTRL, polarity == TYPEC_POLARITY_CC1 ?
165 				  TCPC_ROLE_CTRL_CC2_MASK << TCPC_ROLE_CTRL_CC2_SHIFT :
166 				  TCPC_ROLE_CTRL_CC1_MASK << TCPC_ROLE_CTRL_CC1_SHIFT,
167 				  TCPC_ROLE_CTRL_CC_OPEN);
168 }
169 
tcpci_start_toggling(struct tcpc_dev * tcpc,enum typec_port_type port_type,enum typec_cc_status cc)170 static int tcpci_start_toggling(struct tcpc_dev *tcpc,
171 				enum typec_port_type port_type,
172 				enum typec_cc_status cc)
173 {
174 	int ret;
175 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
176 	unsigned int reg = TCPC_ROLE_CTRL_DRP;
177 
178 	if (port_type != TYPEC_PORT_DRP)
179 		return -EOPNOTSUPP;
180 
181 	/* Handle vendor drp toggling */
182 	if (tcpci->data->start_drp_toggling) {
183 		int override_toggling = 0;
184 		trace_android_vh_typec_tcpci_override_toggling(tcpci, tcpci->data,
185 							       &override_toggling);
186 		ret = tcpci->data->start_drp_toggling(tcpci, tcpci->data, cc);
187 		if (ret < 0 || override_toggling)
188 			return ret;
189 	}
190 
191 	switch (cc) {
192 	default:
193 	case TYPEC_CC_RP_DEF:
194 		reg |= (TCPC_ROLE_CTRL_RP_VAL_DEF <<
195 			TCPC_ROLE_CTRL_RP_VAL_SHIFT);
196 		break;
197 	case TYPEC_CC_RP_1_5:
198 		reg |= (TCPC_ROLE_CTRL_RP_VAL_1_5 <<
199 			TCPC_ROLE_CTRL_RP_VAL_SHIFT);
200 		break;
201 	case TYPEC_CC_RP_3_0:
202 		reg |= (TCPC_ROLE_CTRL_RP_VAL_3_0 <<
203 			TCPC_ROLE_CTRL_RP_VAL_SHIFT);
204 		break;
205 	}
206 
207 	if (cc == TYPEC_CC_RD)
208 		reg |= (TCPC_ROLE_CTRL_CC_RD << TCPC_ROLE_CTRL_CC1_SHIFT) |
209 			   (TCPC_ROLE_CTRL_CC_RD << TCPC_ROLE_CTRL_CC2_SHIFT);
210 	else
211 		reg |= (TCPC_ROLE_CTRL_CC_RP << TCPC_ROLE_CTRL_CC1_SHIFT) |
212 			   (TCPC_ROLE_CTRL_CC_RP << TCPC_ROLE_CTRL_CC2_SHIFT);
213 	ret = regmap_write(tcpci->regmap, TCPC_ROLE_CTRL, reg);
214 	if (ret < 0)
215 		return ret;
216 	return regmap_write(tcpci->regmap, TCPC_COMMAND,
217 			    TCPC_CMD_LOOK4CONNECTION);
218 }
219 
tcpci_get_cc(struct tcpc_dev * tcpc,enum typec_cc_status * cc1,enum typec_cc_status * cc2)220 static int tcpci_get_cc(struct tcpc_dev *tcpc,
221 			enum typec_cc_status *cc1, enum typec_cc_status *cc2)
222 {
223 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
224 	unsigned int reg, role_control;
225 	int ret;
226 
227 	ret = regmap_read(tcpci->regmap, TCPC_ROLE_CTRL, &role_control);
228 	if (ret < 0)
229 		return ret;
230 
231 	ret = regmap_read(tcpci->regmap, TCPC_CC_STATUS, &reg);
232 	if (ret < 0)
233 		return ret;
234 
235 	*cc1 = tcpci_to_typec_cc((reg >> TCPC_CC_STATUS_CC1_SHIFT) &
236 				 TCPC_CC_STATUS_CC1_MASK,
237 				 reg & TCPC_CC_STATUS_TERM ||
238 				 tcpc_presenting_rd(role_control, CC1));
239 	*cc2 = tcpci_to_typec_cc((reg >> TCPC_CC_STATUS_CC2_SHIFT) &
240 				 TCPC_CC_STATUS_CC2_MASK,
241 				 reg & TCPC_CC_STATUS_TERM ||
242 				 tcpc_presenting_rd(role_control, CC2));
243 
244 	return 0;
245 }
246 
tcpci_set_polarity(struct tcpc_dev * tcpc,enum typec_cc_polarity polarity)247 static int tcpci_set_polarity(struct tcpc_dev *tcpc,
248 			      enum typec_cc_polarity polarity)
249 {
250 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
251 	unsigned int reg;
252 	int ret;
253 	enum typec_cc_status cc1, cc2;
254 
255 	/* Obtain Rp setting from role control */
256 	ret = regmap_read(tcpci->regmap, TCPC_ROLE_CTRL, &reg);
257 	if (ret < 0)
258 		return ret;
259 
260 	ret = tcpci_get_cc(tcpc, &cc1, &cc2);
261 	if (ret < 0)
262 		return ret;
263 
264 	/*
265 	 * When port has drp toggling enabled, ROLE_CONTROL would only have the initial
266 	 * terminations for the toggling and does not indicate the final cc
267 	 * terminations when ConnectionResult is 0 i.e. drp toggling stops and
268 	 * the connection is resolved. Infer port role from TCPC_CC_STATUS based on the
269 	 * terminations seen. The port role is then used to set the cc terminations.
270 	 */
271 	if (reg & TCPC_ROLE_CTRL_DRP) {
272 		/* Disable DRP for the OPEN setting to take effect */
273 		reg = reg & ~TCPC_ROLE_CTRL_DRP;
274 
275 		if (polarity == TYPEC_POLARITY_CC2) {
276 			reg &= ~(TCPC_ROLE_CTRL_CC2_MASK << TCPC_ROLE_CTRL_CC2_SHIFT);
277 			/* Local port is source */
278 			if (cc2 == TYPEC_CC_RD)
279 				/* Role control would have the Rp setting when DRP was enabled */
280 				reg |= TCPC_ROLE_CTRL_CC_RP << TCPC_ROLE_CTRL_CC2_SHIFT;
281 			else
282 				reg |= TCPC_ROLE_CTRL_CC_RD << TCPC_ROLE_CTRL_CC2_SHIFT;
283 		} else {
284 			reg &= ~(TCPC_ROLE_CTRL_CC1_MASK << TCPC_ROLE_CTRL_CC1_SHIFT);
285 			/* Local port is source */
286 			if (cc1 == TYPEC_CC_RD)
287 				/* Role control would have the Rp setting when DRP was enabled */
288 				reg |= TCPC_ROLE_CTRL_CC_RP << TCPC_ROLE_CTRL_CC1_SHIFT;
289 			else
290 				reg |= TCPC_ROLE_CTRL_CC_RD << TCPC_ROLE_CTRL_CC1_SHIFT;
291 		}
292 	}
293 
294 	if (polarity == TYPEC_POLARITY_CC2)
295 		reg |= TCPC_ROLE_CTRL_CC_OPEN << TCPC_ROLE_CTRL_CC1_SHIFT;
296 	else
297 		reg |= TCPC_ROLE_CTRL_CC_OPEN << TCPC_ROLE_CTRL_CC2_SHIFT;
298 	ret = regmap_write(tcpci->regmap, TCPC_ROLE_CTRL, reg);
299 	if (ret < 0)
300 		return ret;
301 
302 	return regmap_write(tcpci->regmap, TCPC_TCPC_CTRL,
303 			   (polarity == TYPEC_POLARITY_CC2) ?
304 			   TCPC_TCPC_CTRL_ORIENTATION : 0);
305 }
306 
tcpci_set_partner_usb_comm_capable(struct tcpc_dev * tcpc,bool capable)307 static void tcpci_set_partner_usb_comm_capable(struct tcpc_dev *tcpc, bool capable)
308 {
309 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
310 
311 	if (tcpci->data->set_partner_usb_comm_capable)
312 		tcpci->data->set_partner_usb_comm_capable(tcpci, tcpci->data, capable);
313 }
314 
tcpci_set_vconn(struct tcpc_dev * tcpc,bool enable)315 static int tcpci_set_vconn(struct tcpc_dev *tcpc, bool enable)
316 {
317 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
318 	int ret;
319 
320 	/* Handle vendor set vconn */
321 	if (tcpci->data->set_vconn) {
322 		ret = tcpci->data->set_vconn(tcpci, tcpci->data, enable);
323 		if (ret < 0)
324 			return ret;
325 	}
326 
327 	return regmap_update_bits(tcpci->regmap, TCPC_POWER_CTRL,
328 				TCPC_POWER_CTRL_VCONN_ENABLE,
329 				enable ? TCPC_POWER_CTRL_VCONN_ENABLE : 0);
330 }
331 
tcpci_enable_auto_vbus_discharge(struct tcpc_dev * dev,bool enable)332 static int tcpci_enable_auto_vbus_discharge(struct tcpc_dev *dev, bool enable)
333 {
334 	struct tcpci *tcpci = tcpc_to_tcpci(dev);
335 	int ret;
336 
337 	ret = regmap_update_bits(tcpci->regmap, TCPC_POWER_CTRL, TCPC_POWER_CTRL_AUTO_DISCHARGE,
338 				 enable ? TCPC_POWER_CTRL_AUTO_DISCHARGE : 0);
339 	return ret;
340 }
341 
tcpci_set_auto_vbus_discharge_threshold(struct tcpc_dev * dev,enum typec_pwr_opmode mode,bool pps_active,u32 requested_vbus_voltage_mv)342 static int tcpci_set_auto_vbus_discharge_threshold(struct tcpc_dev *dev, enum typec_pwr_opmode mode,
343 						   bool pps_active, u32 requested_vbus_voltage_mv)
344 {
345 	struct tcpci *tcpci = tcpc_to_tcpci(dev);
346 	unsigned int pwr_ctrl, threshold = 0;
347 	int ret;
348 
349 	/*
350 	 * Indicates that vbus is going to go away due PR_SWAP, hard reset etc.
351 	 * Do not discharge vbus here.
352 	 */
353 	if (requested_vbus_voltage_mv == 0)
354 		goto write_thresh;
355 
356 	ret = regmap_read(tcpci->regmap, TCPC_POWER_CTRL, &pwr_ctrl);
357 	if (ret < 0)
358 		return ret;
359 
360 	if (pwr_ctrl & TCPC_FAST_ROLE_SWAP_EN) {
361 		/* To prevent disconnect when the source is fast role swap is capable. */
362 		threshold = AUTO_DISCHARGE_DEFAULT_THRESHOLD_MV;
363 	} else if (mode == TYPEC_PWR_MODE_PD) {
364 		if (pps_active)
365 			threshold = ((VPPS_NEW_MIN_PERCENT * requested_vbus_voltage_mv / 100) -
366 				     VSINKPD_MIN_IR_DROP_MV - VPPS_VALID_MIN_MV) *
367 				     VSINKDISCONNECT_PD_MIN_PERCENT / 100;
368 		else
369 			threshold = ((VSRC_NEW_MIN_PERCENT * requested_vbus_voltage_mv / 100) -
370 				     VSINKPD_MIN_IR_DROP_MV - VSRC_VALID_MIN_MV) *
371 				     VSINKDISCONNECT_PD_MIN_PERCENT / 100;
372 	} else {
373 		/* 3.5V for non-pd sink */
374 		threshold = AUTO_DISCHARGE_DEFAULT_THRESHOLD_MV;
375 	}
376 
377 	threshold = threshold / TCPC_VBUS_SINK_DISCONNECT_THRESH_LSB_MV;
378 
379 	if (threshold > TCPC_VBUS_SINK_DISCONNECT_THRESH_MAX)
380 		return -EINVAL;
381 
382 write_thresh:
383 	return tcpci_write16(tcpci, TCPC_VBUS_SINK_DISCONNECT_THRESH, threshold);
384 }
385 
tcpci_enable_frs(struct tcpc_dev * dev,bool enable)386 static int tcpci_enable_frs(struct tcpc_dev *dev, bool enable)
387 {
388 	struct tcpci *tcpci = tcpc_to_tcpci(dev);
389 	int ret;
390 
391 	/* To prevent disconnect during FRS, set disconnect threshold to 3.5V */
392 	ret = tcpci_write16(tcpci, TCPC_VBUS_SINK_DISCONNECT_THRESH, enable ? 0 : 0x8c);
393 	if (ret < 0)
394 		return ret;
395 
396 	ret = regmap_update_bits(tcpci->regmap, TCPC_POWER_CTRL, TCPC_FAST_ROLE_SWAP_EN, enable ?
397 				 TCPC_FAST_ROLE_SWAP_EN : 0);
398 
399 	return ret;
400 }
401 
tcpci_frs_sourcing_vbus(struct tcpc_dev * dev)402 static void tcpci_frs_sourcing_vbus(struct tcpc_dev *dev)
403 {
404 	struct tcpci *tcpci = tcpc_to_tcpci(dev);
405 
406 	if (tcpci->data->frs_sourcing_vbus)
407 		tcpci->data->frs_sourcing_vbus(tcpci, tcpci->data);
408 }
409 
tcpci_check_contaminant(struct tcpc_dev * dev)410 static void tcpci_check_contaminant(struct tcpc_dev *dev)
411 {
412 	struct tcpci *tcpci = tcpc_to_tcpci(dev);
413 
414 	if (tcpci->data->check_contaminant)
415 		tcpci->data->check_contaminant(tcpci, tcpci->data);
416 }
417 
tcpci_set_bist_data(struct tcpc_dev * tcpc,bool enable)418 static int tcpci_set_bist_data(struct tcpc_dev *tcpc, bool enable)
419 {
420 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
421 
422 	return regmap_update_bits(tcpci->regmap, TCPC_TCPC_CTRL, TCPC_TCPC_CTRL_BIST_TM,
423 				 enable ? TCPC_TCPC_CTRL_BIST_TM : 0);
424 }
425 
tcpci_set_roles(struct tcpc_dev * tcpc,bool attached,enum typec_role role,enum typec_data_role data)426 static int tcpci_set_roles(struct tcpc_dev *tcpc, bool attached,
427 			   enum typec_role role, enum typec_data_role data)
428 {
429 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
430 	unsigned int reg;
431 	int ret;
432 
433 	reg = PD_REV20 << TCPC_MSG_HDR_INFO_REV_SHIFT;
434 	if (role == TYPEC_SOURCE)
435 		reg |= TCPC_MSG_HDR_INFO_PWR_ROLE;
436 	if (data == TYPEC_HOST)
437 		reg |= TCPC_MSG_HDR_INFO_DATA_ROLE;
438 	ret = regmap_write(tcpci->regmap, TCPC_MSG_HDR_INFO, reg);
439 	if (ret < 0)
440 		return ret;
441 
442 	return 0;
443 }
444 
tcpci_set_pd_rx(struct tcpc_dev * tcpc,bool enable)445 static int tcpci_set_pd_rx(struct tcpc_dev *tcpc, bool enable)
446 {
447 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
448 	unsigned int reg = 0;
449 	int ret;
450 
451 	if (enable)
452 		reg = TCPC_RX_DETECT_SOP | TCPC_RX_DETECT_HARD_RESET;
453 	ret = regmap_write(tcpci->regmap, TCPC_RX_DETECT, reg);
454 	if (ret < 0)
455 		return ret;
456 
457 	return 0;
458 }
459 
tcpci_get_vbus(struct tcpc_dev * tcpc)460 static int tcpci_get_vbus(struct tcpc_dev *tcpc)
461 {
462 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
463 	unsigned int reg;
464 	int ret, vbus, bypass = 0;
465 
466 	trace_android_rvh_typec_tcpci_get_vbus(tcpci, tcpci->data, &vbus, &bypass);
467 	if (bypass)
468 		return vbus;
469 
470 	ret = regmap_read(tcpci->regmap, TCPC_POWER_STATUS, &reg);
471 	if (ret < 0)
472 		return ret;
473 
474 	return !!(reg & TCPC_POWER_STATUS_VBUS_PRES);
475 }
476 
tcpci_is_vbus_vsafe0v(struct tcpc_dev * tcpc)477 static bool tcpci_is_vbus_vsafe0v(struct tcpc_dev *tcpc)
478 {
479 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
480 	unsigned int reg;
481 	int ret;
482 
483 	ret = regmap_read(tcpci->regmap, TCPC_EXTENDED_STATUS, &reg);
484 	if (ret < 0)
485 		return false;
486 
487 	return !!(reg & TCPC_EXTENDED_STATUS_VSAFE0V);
488 }
489 
tcpci_set_vbus(struct tcpc_dev * tcpc,bool source,bool sink)490 static int tcpci_set_vbus(struct tcpc_dev *tcpc, bool source, bool sink)
491 {
492 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
493 	int ret;
494 
495 	if (tcpci->data->set_vbus) {
496 		ret = tcpci->data->set_vbus(tcpci, tcpci->data, source, sink);
497 		/* Bypass when ret > 0 */
498 		if (ret != 0)
499 			return ret < 0 ? ret : 0;
500 	}
501 
502 	/* Disable both source and sink first before enabling anything */
503 
504 	if (!source) {
505 		ret = regmap_write(tcpci->regmap, TCPC_COMMAND,
506 				   TCPC_CMD_DISABLE_SRC_VBUS);
507 		if (ret < 0)
508 			return ret;
509 	}
510 
511 	if (!sink) {
512 		ret = regmap_write(tcpci->regmap, TCPC_COMMAND,
513 				   TCPC_CMD_DISABLE_SINK_VBUS);
514 		if (ret < 0)
515 			return ret;
516 	}
517 
518 	if (source) {
519 		ret = regmap_write(tcpci->regmap, TCPC_COMMAND,
520 				   TCPC_CMD_SRC_VBUS_DEFAULT);
521 		if (ret < 0)
522 			return ret;
523 	}
524 
525 	if (sink) {
526 		ret = regmap_write(tcpci->regmap, TCPC_COMMAND,
527 				   TCPC_CMD_SINK_VBUS);
528 		if (ret < 0)
529 			return ret;
530 	}
531 
532 	return 0;
533 }
534 
tcpci_pd_transmit(struct tcpc_dev * tcpc,enum tcpm_transmit_type type,const struct pd_message * msg,unsigned int negotiated_rev)535 static int tcpci_pd_transmit(struct tcpc_dev *tcpc, enum tcpm_transmit_type type,
536 			     const struct pd_message *msg, unsigned int negotiated_rev)
537 {
538 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
539 	u16 header = msg ? le16_to_cpu(msg->header) : 0;
540 	unsigned int reg, cnt;
541 	int ret;
542 
543 	cnt = msg ? pd_header_cnt(header) * 4 : 0;
544 	/**
545 	 * TCPCI spec forbids direct access of TCPC_TX_DATA.
546 	 * But, since some of the chipsets offer this capability,
547 	 * it's fair to support both.
548 	 */
549 	if (tcpci->data->TX_BUF_BYTE_x_hidden) {
550 		u8 buf[TCPC_TRANSMIT_BUFFER_MAX_LEN] = {0,};
551 		u8 pos = 0;
552 
553 		/* Payload + header + TCPC_TX_BYTE_CNT */
554 		buf[pos++] = cnt + 2;
555 
556 		if (msg)
557 			memcpy(&buf[pos], &msg->header, sizeof(msg->header));
558 
559 		pos += sizeof(header);
560 
561 		if (cnt > 0)
562 			memcpy(&buf[pos], msg->payload, cnt);
563 
564 		pos += cnt;
565 		ret = regmap_raw_write(tcpci->regmap, TCPC_TX_BYTE_CNT, buf, pos);
566 		if (ret < 0)
567 			return ret;
568 	} else {
569 		ret = regmap_write(tcpci->regmap, TCPC_TX_BYTE_CNT, cnt + 2);
570 		if (ret < 0)
571 			return ret;
572 
573 		ret = tcpci_write16(tcpci, TCPC_TX_HDR, header);
574 		if (ret < 0)
575 			return ret;
576 
577 		if (cnt > 0) {
578 			ret = regmap_raw_write(tcpci->regmap, TCPC_TX_DATA, &msg->payload, cnt);
579 			if (ret < 0)
580 				return ret;
581 		}
582 	}
583 
584 	/* nRetryCount is 3 in PD2.0 spec where 2 in PD3.0 spec */
585 	reg = ((negotiated_rev > PD_REV20 ? PD_RETRY_COUNT_3_0_OR_HIGHER : PD_RETRY_COUNT_DEFAULT)
586 	       << TCPC_TRANSMIT_RETRY_SHIFT) | (type << TCPC_TRANSMIT_TYPE_SHIFT);
587 	ret = regmap_write(tcpci->regmap, TCPC_TRANSMIT, reg);
588 	if (ret < 0)
589 		return ret;
590 
591 	return 0;
592 }
593 
tcpci_init(struct tcpc_dev * tcpc)594 static int tcpci_init(struct tcpc_dev *tcpc)
595 {
596 	struct tcpci *tcpci = tcpc_to_tcpci(tcpc);
597 	unsigned long timeout = jiffies + msecs_to_jiffies(2000); /* XXX */
598 	unsigned int reg;
599 	int ret;
600 
601 	while (time_before_eq(jiffies, timeout)) {
602 		ret = regmap_read(tcpci->regmap, TCPC_POWER_STATUS, &reg);
603 		if (ret < 0)
604 			return ret;
605 		if (!(reg & TCPC_POWER_STATUS_UNINIT))
606 			break;
607 		usleep_range(10000, 20000);
608 	}
609 	if (time_after(jiffies, timeout))
610 		return -ETIMEDOUT;
611 
612 	ret = tcpci_write16(tcpci, TCPC_FAULT_STATUS, TCPC_FAULT_STATUS_ALL_REG_RST_TO_DEFAULT);
613 	if (ret < 0)
614 		return ret;
615 
616 	/* Handle vendor init */
617 	if (tcpci->data->init) {
618 		ret = tcpci->data->init(tcpci, tcpci->data);
619 		if (ret < 0)
620 			return ret;
621 	}
622 
623 	/* Clear all events */
624 	ret = tcpci_write16(tcpci, TCPC_ALERT, 0xffff);
625 	if (ret < 0)
626 		return ret;
627 
628 	if (tcpci->controls_vbus)
629 		reg = TCPC_POWER_STATUS_VBUS_PRES;
630 	else
631 		reg = 0;
632 	ret = regmap_write(tcpci->regmap, TCPC_POWER_STATUS_MASK, reg);
633 	if (ret < 0)
634 		return ret;
635 
636 	/* Enable Vbus detection */
637 	ret = regmap_write(tcpci->regmap, TCPC_COMMAND,
638 			   TCPC_CMD_ENABLE_VBUS_DETECT);
639 	if (ret < 0)
640 		return ret;
641 
642 	reg = TCPC_ALERT_TX_SUCCESS | TCPC_ALERT_TX_FAILED |
643 		TCPC_ALERT_TX_DISCARDED | TCPC_ALERT_RX_STATUS |
644 		TCPC_ALERT_RX_HARD_RST | TCPC_ALERT_CC_STATUS;
645 	if (tcpci->controls_vbus)
646 		reg |= TCPC_ALERT_POWER_STATUS;
647 	/* Enable VSAFE0V status interrupt when detecting VSAFE0V is supported */
648 	if (tcpci->data->vbus_vsafe0v) {
649 		reg |= TCPC_ALERT_EXTENDED_STATUS;
650 		ret = regmap_write(tcpci->regmap, TCPC_EXTENDED_STATUS_MASK,
651 				   TCPC_EXTENDED_STATUS_VSAFE0V);
652 		if (ret < 0)
653 			return ret;
654 	}
655 	return tcpci_write16(tcpci, TCPC_ALERT_MASK, reg);
656 }
657 
tcpci_irq(struct tcpci * tcpci)658 irqreturn_t tcpci_irq(struct tcpci *tcpci)
659 {
660 	u16 status;
661 	int ret;
662 	unsigned int raw;
663 
664 	tcpci_read16(tcpci, TCPC_ALERT, &status);
665 
666 	/*
667 	 * Clear alert status for everything except RX_STATUS, which shouldn't
668 	 * be cleared until we have successfully retrieved message.
669 	 */
670 	if (status & ~TCPC_ALERT_RX_STATUS)
671 		tcpci_write16(tcpci, TCPC_ALERT,
672 			      status & ~TCPC_ALERT_RX_STATUS);
673 
674 	if (status & TCPC_ALERT_CC_STATUS)
675 		tcpm_cc_change(tcpci->port);
676 
677 	if (status & TCPC_ALERT_POWER_STATUS) {
678 		regmap_read(tcpci->regmap, TCPC_POWER_STATUS_MASK, &raw);
679 		/*
680 		 * If power status mask has been reset, then the TCPC
681 		 * has reset.
682 		 */
683 		if (raw == 0xff)
684 			tcpm_tcpc_reset(tcpci->port);
685 		else
686 			tcpm_vbus_change(tcpci->port);
687 	}
688 
689 	if (status & TCPC_ALERT_RX_STATUS) {
690 		struct pd_message msg;
691 		unsigned int cnt, payload_cnt;
692 		u16 header;
693 
694 		regmap_read(tcpci->regmap, TCPC_RX_BYTE_CNT, &cnt);
695 		/*
696 		 * 'cnt' corresponds to READABLE_BYTE_COUNT in section 4.4.14
697 		 * of the TCPCI spec [Rev 2.0 Ver 1.0 October 2017] and is
698 		 * defined in table 4-36 as one greater than the number of
699 		 * bytes received. And that number includes the header. So:
700 		 */
701 		if (cnt > 3)
702 			payload_cnt = cnt - (1 + sizeof(msg.header));
703 		else
704 			payload_cnt = 0;
705 
706 		tcpci_read16(tcpci, TCPC_RX_HDR, &header);
707 		msg.header = cpu_to_le16(header);
708 
709 		if (WARN_ON(payload_cnt > sizeof(msg.payload)))
710 			payload_cnt = sizeof(msg.payload);
711 
712 		if (payload_cnt > 0)
713 			regmap_raw_read(tcpci->regmap, TCPC_RX_DATA,
714 					&msg.payload, payload_cnt);
715 
716 		/* Read complete, clear RX status alert bit */
717 		tcpci_write16(tcpci, TCPC_ALERT, TCPC_ALERT_RX_STATUS);
718 
719 		tcpm_pd_receive(tcpci->port, &msg);
720 	}
721 
722 	if (tcpci->data->vbus_vsafe0v && (status & TCPC_ALERT_EXTENDED_STATUS)) {
723 		ret = regmap_read(tcpci->regmap, TCPC_EXTENDED_STATUS, &raw);
724 		if (!ret && (raw & TCPC_EXTENDED_STATUS_VSAFE0V))
725 			tcpm_vbus_change(tcpci->port);
726 	}
727 
728 	if (status & TCPC_ALERT_RX_HARD_RST)
729 		tcpm_pd_hard_reset(tcpci->port);
730 
731 	if (status & TCPC_ALERT_TX_SUCCESS)
732 		tcpm_pd_transmit_complete(tcpci->port, TCPC_TX_SUCCESS);
733 	else if (status & TCPC_ALERT_TX_DISCARDED)
734 		tcpm_pd_transmit_complete(tcpci->port, TCPC_TX_DISCARDED);
735 	else if (status & TCPC_ALERT_TX_FAILED)
736 		tcpm_pd_transmit_complete(tcpci->port, TCPC_TX_FAILED);
737 
738 	return IRQ_HANDLED;
739 }
740 EXPORT_SYMBOL_GPL(tcpci_irq);
741 
_tcpci_irq(int irq,void * dev_id)742 static irqreturn_t _tcpci_irq(int irq, void *dev_id)
743 {
744 	struct tcpci_chip *chip = dev_id;
745 
746 	return tcpci_irq(chip->tcpci);
747 }
748 
749 static const struct regmap_config tcpci_regmap_config = {
750 	.reg_bits = 8,
751 	.val_bits = 8,
752 
753 	.max_register = 0x7F, /* 0x80 .. 0xFF are vendor defined */
754 };
755 
tcpci_parse_config(struct tcpci * tcpci)756 static int tcpci_parse_config(struct tcpci *tcpci)
757 {
758 	tcpci->controls_vbus = true; /* XXX */
759 
760 	tcpci->tcpc.fwnode = device_get_named_child_node(tcpci->dev,
761 							 "connector");
762 	if (!tcpci->tcpc.fwnode) {
763 		dev_err(tcpci->dev, "Can't find connector node.\n");
764 		return -EINVAL;
765 	}
766 
767 	return 0;
768 }
769 
tcpci_register_port(struct device * dev,struct tcpci_data * data)770 struct tcpci *tcpci_register_port(struct device *dev, struct tcpci_data *data)
771 {
772 	struct tcpci *tcpci;
773 	int err;
774 
775 	tcpci = devm_kzalloc(dev, sizeof(*tcpci), GFP_KERNEL);
776 	if (!tcpci)
777 		return ERR_PTR(-ENOMEM);
778 
779 	tcpci->dev = dev;
780 	tcpci->data = data;
781 	tcpci->regmap = data->regmap;
782 
783 	tcpci->tcpc.init = tcpci_init;
784 	tcpci->tcpc.get_vbus = tcpci_get_vbus;
785 	tcpci->tcpc.set_vbus = tcpci_set_vbus;
786 	tcpci->tcpc.set_cc = tcpci_set_cc;
787 	tcpci->tcpc.apply_rc = tcpci_apply_rc;
788 	tcpci->tcpc.get_cc = tcpci_get_cc;
789 	tcpci->tcpc.set_polarity = tcpci_set_polarity;
790 	tcpci->tcpc.set_vconn = tcpci_set_vconn;
791 	tcpci->tcpc.start_toggling = tcpci_start_toggling;
792 
793 	tcpci->tcpc.set_pd_rx = tcpci_set_pd_rx;
794 	tcpci->tcpc.set_roles = tcpci_set_roles;
795 	tcpci->tcpc.pd_transmit = tcpci_pd_transmit;
796 	tcpci->tcpc.set_bist_data = tcpci_set_bist_data;
797 	tcpci->tcpc.enable_frs = tcpci_enable_frs;
798 	tcpci->tcpc.frs_sourcing_vbus = tcpci_frs_sourcing_vbus;
799 	tcpci->tcpc.set_partner_usb_comm_capable = tcpci_set_partner_usb_comm_capable;
800 
801 	if (tcpci->data->check_contaminant)
802 		tcpci->tcpc.check_contaminant = tcpci_check_contaminant;
803 
804 	if (tcpci->data->auto_discharge_disconnect) {
805 		tcpci->tcpc.enable_auto_vbus_discharge = tcpci_enable_auto_vbus_discharge;
806 		tcpci->tcpc.set_auto_vbus_discharge_threshold =
807 			tcpci_set_auto_vbus_discharge_threshold;
808 		regmap_update_bits(tcpci->regmap, TCPC_POWER_CTRL, TCPC_POWER_CTRL_BLEED_DISCHARGE,
809 				   TCPC_POWER_CTRL_BLEED_DISCHARGE);
810 	}
811 
812 	if (tcpci->data->vbus_vsafe0v)
813 		tcpci->tcpc.is_vbus_vsafe0v = tcpci_is_vbus_vsafe0v;
814 
815 	err = tcpci_parse_config(tcpci);
816 	if (err < 0)
817 		return ERR_PTR(err);
818 
819 	tcpci->port = tcpm_register_port(tcpci->dev, &tcpci->tcpc);
820 	if (IS_ERR(tcpci->port)) {
821 		fwnode_handle_put(tcpci->tcpc.fwnode);
822 		return ERR_CAST(tcpci->port);
823 	}
824 
825 	return tcpci;
826 }
827 EXPORT_SYMBOL_GPL(tcpci_register_port);
828 
tcpci_unregister_port(struct tcpci * tcpci)829 void tcpci_unregister_port(struct tcpci *tcpci)
830 {
831 	tcpm_unregister_port(tcpci->port);
832 	fwnode_handle_put(tcpci->tcpc.fwnode);
833 }
834 EXPORT_SYMBOL_GPL(tcpci_unregister_port);
835 
tcpci_probe(struct i2c_client * client,const struct i2c_device_id * i2c_id)836 static int tcpci_probe(struct i2c_client *client,
837 		       const struct i2c_device_id *i2c_id)
838 {
839 	struct tcpci_chip *chip;
840 	int err;
841 	u16 val = 0;
842 
843 	chip = devm_kzalloc(&client->dev, sizeof(*chip), GFP_KERNEL);
844 	if (!chip)
845 		return -ENOMEM;
846 
847 	chip->data.regmap = devm_regmap_init_i2c(client, &tcpci_regmap_config);
848 	if (IS_ERR(chip->data.regmap))
849 		return PTR_ERR(chip->data.regmap);
850 
851 	i2c_set_clientdata(client, chip);
852 
853 	/* Disable chip interrupts before requesting irq */
854 	err = regmap_raw_write(chip->data.regmap, TCPC_ALERT_MASK, &val,
855 			       sizeof(u16));
856 	if (err < 0)
857 		return err;
858 
859 	chip->tcpci = tcpci_register_port(&client->dev, &chip->data);
860 	if (IS_ERR(chip->tcpci))
861 		return PTR_ERR(chip->tcpci);
862 
863 	err = devm_request_threaded_irq(&client->dev, client->irq, NULL,
864 					_tcpci_irq,
865 					IRQF_ONESHOT | IRQF_TRIGGER_LOW,
866 					dev_name(&client->dev), chip);
867 	if (err < 0) {
868 		tcpci_unregister_port(chip->tcpci);
869 		return err;
870 	}
871 
872 	return 0;
873 }
874 
tcpci_remove(struct i2c_client * client)875 static void tcpci_remove(struct i2c_client *client)
876 {
877 	struct tcpci_chip *chip = i2c_get_clientdata(client);
878 	int err;
879 
880 	/* Disable chip interrupts before unregistering port */
881 	err = tcpci_write16(chip->tcpci, TCPC_ALERT_MASK, 0);
882 	if (err < 0)
883 		dev_warn(&client->dev, "Failed to disable irqs (%pe)\n", ERR_PTR(err));
884 
885 	tcpci_unregister_port(chip->tcpci);
886 }
887 
888 static const struct i2c_device_id tcpci_id[] = {
889 	{ "tcpci", 0 },
890 	{ }
891 };
892 MODULE_DEVICE_TABLE(i2c, tcpci_id);
893 
894 #ifdef CONFIG_OF
895 static const struct of_device_id tcpci_of_match[] = {
896 	{ .compatible = "nxp,ptn5110", },
897 	{},
898 };
899 MODULE_DEVICE_TABLE(of, tcpci_of_match);
900 #endif
901 
902 static struct i2c_driver tcpci_i2c_driver = {
903 	.driver = {
904 		.name = "tcpci",
905 		.of_match_table = of_match_ptr(tcpci_of_match),
906 	},
907 	.probe = tcpci_probe,
908 	.remove = tcpci_remove,
909 	.id_table = tcpci_id,
910 };
911 module_i2c_driver(tcpci_i2c_driver);
912 
913 MODULE_DESCRIPTION("USB Type-C Port Controller Interface driver");
914 MODULE_LICENSE("GPL");
915