• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /* SPDX-License-Identifier: GPL-2.0 */
2 #ifndef _LINUX_IRQDESC_H
3 #define _LINUX_IRQDESC_H
4 
5 #include <linux/rcupdate.h>
6 #include <linux/kobject.h>
7 #include <linux/mutex.h>
8 #include <linux/android_vendor.h>
9 
10 /*
11  * Core internal functions to deal with irq descriptors
12  */
13 
14 struct irq_affinity_notify;
15 struct proc_dir_entry;
16 struct module;
17 struct irq_desc;
18 struct irq_domain;
19 struct pt_regs;
20 
21 /**
22  * struct irq_desc - interrupt descriptor
23  * @irq_common_data:	per irq and chip data passed down to chip functions
24  * @kstat_irqs:		irq stats per cpu
25  * @handle_irq:		highlevel irq-events handler
26  * @action:		the irq action chain
27  * @status_use_accessors: status information
28  * @core_internal_state__do_not_mess_with_it: core internal status information
29  * @depth:		disable-depth, for nested irq_disable() calls
30  * @wake_depth:		enable depth, for multiple irq_set_irq_wake() callers
31  * @tot_count:		stats field for non-percpu irqs
32  * @irq_count:		stats field to detect stalled irqs
33  * @last_unhandled:	aging timer for unhandled count
34  * @irqs_unhandled:	stats field for spurious unhandled interrupts
35  * @threads_handled:	stats field for deferred spurious detection of threaded handlers
36  * @threads_handled_last: comparator field for deferred spurious detection of threaded handlers
37  * @lock:		locking for SMP
38  * @affinity_hint:	hint to user space for preferred irq affinity
39  * @affinity_notify:	context for notification of affinity changes
40  * @pending_mask:	pending rebalanced interrupts
41  * @threads_oneshot:	bitfield to handle shared oneshot threads
42  * @threads_active:	number of irqaction threads currently running
43  * @wait_for_threads:	wait queue for sync_irq to wait for threaded handlers
44  * @nr_actions:		number of installed actions on this descriptor
45  * @no_suspend_depth:	number of irqactions on a irq descriptor with
46  *			IRQF_NO_SUSPEND set
47  * @force_resume_depth:	number of irqactions on a irq descriptor with
48  *			IRQF_FORCE_RESUME set
49  * @rcu:		rcu head for delayed free
50  * @kobj:		kobject used to represent this struct in sysfs
51  * @request_mutex:	mutex to protect request/free before locking desc->lock
52  * @dir:		/proc/irq/ procfs entry
53  * @debugfs_file:	dentry for the debugfs file
54  * @name:		flow handler name for /proc/interrupts output
55  */
56 struct irq_desc {
57 	struct irq_common_data	irq_common_data;
58 	struct irq_data		irq_data;
59 	unsigned int __percpu	*kstat_irqs;
60 	irq_flow_handler_t	handle_irq;
61 	struct irqaction	*action;	/* IRQ action list */
62 	unsigned int		status_use_accessors;
63 	unsigned int		core_internal_state__do_not_mess_with_it;
64 	unsigned int		depth;		/* nested irq disables */
65 	unsigned int		wake_depth;	/* nested wake enables */
66 	unsigned int		tot_count;
67 	unsigned int		irq_count;	/* For detecting broken IRQs */
68 	unsigned long		last_unhandled;	/* Aging timer for unhandled count */
69 	unsigned int		irqs_unhandled;
70 	atomic_t		threads_handled;
71 	int			threads_handled_last;
72 	raw_spinlock_t		lock;
73 	struct cpumask		*percpu_enabled;
74 	const struct cpumask	*percpu_affinity;
75 #ifdef CONFIG_SMP
76 	const struct cpumask	*affinity_hint;
77 	struct irq_affinity_notify *affinity_notify;
78 #ifdef CONFIG_GENERIC_PENDING_IRQ
79 	cpumask_var_t		pending_mask;
80 #endif
81 #endif
82 	unsigned long		threads_oneshot;
83 	atomic_t		threads_active;
84 	wait_queue_head_t       wait_for_threads;
85 #ifdef CONFIG_PM_SLEEP
86 	unsigned int		nr_actions;
87 	unsigned int		no_suspend_depth;
88 	unsigned int		cond_suspend_depth;
89 	unsigned int		force_resume_depth;
90 #endif
91 #ifdef CONFIG_PROC_FS
92 	struct proc_dir_entry	*dir;
93 #endif
94 #ifdef CONFIG_GENERIC_IRQ_DEBUGFS
95 	struct dentry		*debugfs_file;
96 	const char		*dev_name;
97 #endif
98 #ifdef CONFIG_SPARSE_IRQ
99 	struct rcu_head		rcu;
100 	struct kobject		kobj;
101 #endif
102 	struct mutex		request_mutex;
103 	int			parent_irq;
104 	struct module		*owner;
105 	const char		*name;
106 	ANDROID_VENDOR_DATA(1);
107 } ____cacheline_internodealigned_in_smp;
108 
109 #ifdef CONFIG_SPARSE_IRQ
110 extern void irq_lock_sparse(void);
111 extern void irq_unlock_sparse(void);
112 #else
irq_lock_sparse(void)113 static inline void irq_lock_sparse(void) { }
irq_unlock_sparse(void)114 static inline void irq_unlock_sparse(void) { }
115 extern struct irq_desc irq_desc[NR_IRQS];
116 #endif
117 
irq_desc_kstat_cpu(struct irq_desc * desc,unsigned int cpu)118 static inline unsigned int irq_desc_kstat_cpu(struct irq_desc *desc,
119 					      unsigned int cpu)
120 {
121 	return desc->kstat_irqs ? *per_cpu_ptr(desc->kstat_irqs, cpu) : 0;
122 }
123 
irq_data_to_desc(struct irq_data * data)124 static inline struct irq_desc *irq_data_to_desc(struct irq_data *data)
125 {
126 	return container_of(data->common, struct irq_desc, irq_common_data);
127 }
128 
irq_desc_get_irq(struct irq_desc * desc)129 static inline unsigned int irq_desc_get_irq(struct irq_desc *desc)
130 {
131 	return desc->irq_data.irq;
132 }
133 
irq_desc_get_irq_data(struct irq_desc * desc)134 static inline struct irq_data *irq_desc_get_irq_data(struct irq_desc *desc)
135 {
136 	return &desc->irq_data;
137 }
138 
irq_desc_get_chip(struct irq_desc * desc)139 static inline struct irq_chip *irq_desc_get_chip(struct irq_desc *desc)
140 {
141 	return desc->irq_data.chip;
142 }
143 
irq_desc_get_chip_data(struct irq_desc * desc)144 static inline void *irq_desc_get_chip_data(struct irq_desc *desc)
145 {
146 	return desc->irq_data.chip_data;
147 }
148 
irq_desc_get_handler_data(struct irq_desc * desc)149 static inline void *irq_desc_get_handler_data(struct irq_desc *desc)
150 {
151 	return desc->irq_common_data.handler_data;
152 }
153 
154 /*
155  * Architectures call this to let the generic IRQ layer
156  * handle an interrupt.
157  */
generic_handle_irq_desc(struct irq_desc * desc)158 static inline void generic_handle_irq_desc(struct irq_desc *desc)
159 {
160 	desc->handle_irq(desc);
161 }
162 
163 int handle_irq_desc(struct irq_desc *desc);
164 int generic_handle_irq(unsigned int irq);
165 int generic_handle_irq_safe(unsigned int irq);
166 
167 #ifdef CONFIG_IRQ_DOMAIN
168 /*
169  * Convert a HW interrupt number to a logical one using a IRQ domain,
170  * and handle the result interrupt number. Return -EINVAL if
171  * conversion failed.
172  */
173 int generic_handle_domain_irq(struct irq_domain *domain, unsigned int hwirq);
174 int generic_handle_domain_irq_safe(struct irq_domain *domain, unsigned int hwirq);
175 int generic_handle_domain_nmi(struct irq_domain *domain, unsigned int hwirq);
176 #endif
177 
178 /* Test to see if a driver has successfully requested an irq */
irq_desc_has_action(struct irq_desc * desc)179 static inline int irq_desc_has_action(struct irq_desc *desc)
180 {
181 	return desc && desc->action != NULL;
182 }
183 
184 /**
185  * irq_set_handler_locked - Set irq handler from a locked region
186  * @data:	Pointer to the irq_data structure which identifies the irq
187  * @handler:	Flow control handler function for this interrupt
188  *
189  * Sets the handler in the irq descriptor associated to @data.
190  *
191  * Must be called with irq_desc locked and valid parameters. Typical
192  * call site is the irq_set_type() callback.
193  */
irq_set_handler_locked(struct irq_data * data,irq_flow_handler_t handler)194 static inline void irq_set_handler_locked(struct irq_data *data,
195 					  irq_flow_handler_t handler)
196 {
197 	struct irq_desc *desc = irq_data_to_desc(data);
198 
199 	desc->handle_irq = handler;
200 }
201 
202 /**
203  * irq_set_chip_handler_name_locked - Set chip, handler and name from a locked region
204  * @data:	Pointer to the irq_data structure for which the chip is set
205  * @chip:	Pointer to the new irq chip
206  * @handler:	Flow control handler function for this interrupt
207  * @name:	Name of the interrupt
208  *
209  * Replace the irq chip at the proper hierarchy level in @data and
210  * sets the handler and name in the associated irq descriptor.
211  *
212  * Must be called with irq_desc locked and valid parameters.
213  */
214 static inline void
irq_set_chip_handler_name_locked(struct irq_data * data,const struct irq_chip * chip,irq_flow_handler_t handler,const char * name)215 irq_set_chip_handler_name_locked(struct irq_data *data,
216 				 const struct irq_chip *chip,
217 				 irq_flow_handler_t handler, const char *name)
218 {
219 	struct irq_desc *desc = irq_data_to_desc(data);
220 
221 	desc->handle_irq = handler;
222 	desc->name = name;
223 	data->chip = (struct irq_chip *)chip;
224 }
225 
226 bool irq_check_status_bit(unsigned int irq, unsigned int bitmask);
227 
irq_balancing_disabled(unsigned int irq)228 static inline bool irq_balancing_disabled(unsigned int irq)
229 {
230 	return irq_check_status_bit(irq, IRQ_NO_BALANCING_MASK);
231 }
232 
irq_is_percpu(unsigned int irq)233 static inline bool irq_is_percpu(unsigned int irq)
234 {
235 	return irq_check_status_bit(irq, IRQ_PER_CPU);
236 }
237 
irq_is_percpu_devid(unsigned int irq)238 static inline bool irq_is_percpu_devid(unsigned int irq)
239 {
240 	return irq_check_status_bit(irq, IRQ_PER_CPU_DEVID);
241 }
242 
243 void __irq_set_lockdep_class(unsigned int irq, struct lock_class_key *lock_class,
244 			     struct lock_class_key *request_class);
245 static inline void
irq_set_lockdep_class(unsigned int irq,struct lock_class_key * lock_class,struct lock_class_key * request_class)246 irq_set_lockdep_class(unsigned int irq, struct lock_class_key *lock_class,
247 		      struct lock_class_key *request_class)
248 {
249 	if (IS_ENABLED(CONFIG_LOCKDEP))
250 		__irq_set_lockdep_class(irq, lock_class, request_class);
251 }
252 
253 #endif
254