Searched defs:CSR (Results 1 – 4 of 4) sorted by relevance
| /device/soc/st/stm32f407zg/uniproton/board/common/ |
| D | stm32f4xx.h | 557 …__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base … member
1111 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ member
1146 …__IO uint32_t CSR; /*!< RCC clock control & status register, Add… member
1413 …__IO uint32_t CSR[54]; /*!< HASH context swap registers, Address offset: 0x0F8-0x1CC */ member
|
| /device/soc/st/stm32f4xx/sdk/Drivers/CMSIS/Device/ST/STM32F4xx/Include/ |
| D | stm32f407xx.h | 205 …__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base … member
590 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ member
625 …__IO uint32_t CSR; /*!< RCC clock control & status register, Add… member
|
| /device/soc/st/common/platform/stm32mp1xx_hal/STM32MP1xx_HAL_Driver/Inc/ |
| D | stm32mp157axx_ca7.h | 349 __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1/3 base address + 0x300 */ member
670 __IO uint32_t CSR; /*!< DMA Channel Status Register */ member
1241 …__IO uint32_t CSR; /*VREF control and status register Address … member
2122 __IO uint32_t CSR; /*!< Channel Status register, Address offset: 0x14 */ member
2453 …__IO uint32_t CSR[54]; /*!< HASH context swap registers, Address offset: 0x0F8-0x1CC */ member
|
| /device/soc/rockchip/rk2206/hardware/lib/CMSIS/Device/RK2206/Include/ |
| D | rk2206.h | 431 __I uint32_t CSR; /* Address Offset: 0x0000 */ member
|