• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /* mbed Microcontroller Library
2  * CMSIS-style functionality to support dynamic vectors
3  *******************************************************************************
4  * Copyright (c) 2011 ARM Limited. All rights reserved.
5  * All rights reserved.
6  *
7  * Redistribution and use in source and binary forms, with or without
8  * modification, are permitted provided that the following conditions are met:
9  *
10  * 1. Redistributions of source code must retain the above copyright notice,
11  *    this list of conditions and the following disclaimer.
12  * 2. Redistributions in binary form must reproduce the above copyright notice,
13  *    this list of conditions and the following disclaimer in the documentation
14  *    and/or other materials provided with the distribution.
15  * 3. Neither the name of ARM Limited nor the names of its contributors
16  *    may be used to endorse or promote products derived from this software
17  *    without specific prior written permission.
18  *
19  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
22  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
23  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
24  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
25  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
26  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
27  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
28  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
29  *******************************************************************************
30  */
31 #include "cmsis_nvic.h"
32 
33 #if defined(__ARMCC_VERSION)
34 extern uint32_t Image$$EXEC_VECTORS$$Base;
35 extern uint32_t Image$$RAM_VECTORS$$ZI$$Base;
36 #elif defined(__GNUC__)
37 extern uint32_t __code_start__;
38 extern uint32_t __vectors_start__;
39 #endif
40 
NVIC_Vectors_Init(void)41 void NVIC_Vectors_Init(void)
42 {
43 #if defined(__ARMCC_VERSION)
44     uint32_t *old_vectors = (uint32_t *)&Image$$EXEC_VECTORS$$Base;
45     uint32_t *new_vectors = (uint32_t *)&Image$$RAM_VECTORS$$ZI$$Base;
46 #elif defined(__GNUC__)
47     uint32_t *old_vectors = (uint32_t *)&__code_start__;
48     uint32_t *new_vectors = (uint32_t *)&__vectors_start__;
49 #endif
50     uint32_t i;
51 
52     for (i = 0; i < NVIC_NUM_VECTORS; i++) {
53         new_vectors[i] = old_vectors[i];
54     }
55 
56     SCB->VTOR = (uint32_t)new_vectors;
57 }
58 
59