Home
last modified time | relevance | path

Searched +full:0 +full:xfee00000 (Results 1 – 25 of 49) sorted by relevance

12

/kernel/linux/linux-6.6/arch/arm/mach-socfpga/
Dcore.h10 #define SOCFPGA_RSTMGR_CTRL 0x04
11 #define SOCFPGA_RSTMGR_MODMPURST 0x10
12 #define SOCFPGA_RSTMGR_MODPERRST 0x14
13 #define SOCFPGA_RSTMGR_BRGMODRST 0x1c
15 #define SOCFPGA_A10_RSTMGR_CTRL 0xC
16 #define SOCFPGA_A10_RSTMGR_MODMPURST 0x20
19 #define RSTMGR_CTRL_SWCOLDRSTREQ 0x1 /* Cold Reset */
20 #define RSTMGR_CTRL_SWWARMRSTREQ 0x2 /* Warm Reset */
22 #define RSTMGR_MPUMODRST_CPU1 0x2 /* CPU1 Reset */
40 #define SOCFPGA_SCU_VIRT_BASE 0xfee00000
/kernel/linux/linux-5.10/arch/arm/mach-socfpga/
Dcore.h10 #define SOCFPGA_RSTMGR_CTRL 0x04
11 #define SOCFPGA_RSTMGR_MODMPURST 0x10
12 #define SOCFPGA_RSTMGR_MODPERRST 0x14
13 #define SOCFPGA_RSTMGR_BRGMODRST 0x1c
15 #define SOCFPGA_A10_RSTMGR_CTRL 0xC
16 #define SOCFPGA_A10_RSTMGR_MODMPURST 0x20
19 #define RSTMGR_CTRL_SWCOLDRSTREQ 0x1 /* Cold Reset */
20 #define RSTMGR_CTRL_SWWARMRSTREQ 0x2 /* Warm Reset */
22 #define RSTMGR_MPUMODRST_CPU1 0x2 /* CPU1 Reset */
40 #define SOCFPGA_SCU_VIRT_BASE 0xfee00000
/kernel/linux/linux-6.6/arch/ia64/include/asm/
Dmsidef.h9 #define MSI_DATA_VECTOR_SHIFT 0
11 #define MSI_DATA_VECTOR_MASK 0xffffff00
14 #define MSI_DATA_DELIVERY_FIXED (0 << MSI_DATA_DELIVERY_MODE_SHIFT)
18 #define MSI_DATA_LEVEL_DEASSERT (0 << MSI_DATA_LEVEL_SHIFT)
22 #define MSI_DATA_TRIGGER_EDGE (0 << MSI_DATA_TRIGGER_SHIFT)
30 #define MSI_ADDR_HEADER 0xfee00000
32 #define MSI_ADDR_DEST_ID_MASK 0xfff0000f
36 #define MSI_ADDR_DEST_MODE_PHYS (0 << MSI_ADDR_DEST_MODE_SHIFT)
40 #define MSI_ADDR_REDIRECTION_CPU (0 << MSI_ADDR_REDIRECTION_SHIFT)
Dhw_irq.h21 * 0 special
39 #define IA64_SPURIOUS_INT_VECTOR 0x0f
42 * Vectors 0x10-0x1f are used for low priority interrupts, e.g. CMCI.
44 #define IA64_CPEP_VECTOR 0x1c /* corrected platform error polling vector */
45 #define IA64_CMCP_VECTOR 0x1d /* corrected machine-check polling vector */
46 #define IA64_CPE_VECTOR 0x1e /* corrected platform error interrupt vector */
47 #define IA64_CMC_VECTOR 0x1f /* corrected machine-check interrupt vector */
49 * Vectors 0x20-0x2f are reserved for legacy ISA IRQs.
50 * Use vectors 0x30-0xe7 as the default device vector range for ia64.
60 #define IA64_IRQ_MOVE_VECTOR 0x30 /* "move IRQ" IPI */
[all …]
/kernel/linux/linux-5.10/arch/ia64/include/asm/
Dmsidef.h9 #define MSI_DATA_VECTOR_SHIFT 0
11 #define MSI_DATA_VECTOR_MASK 0xffffff00
14 #define MSI_DATA_DELIVERY_FIXED (0 << MSI_DATA_DELIVERY_MODE_SHIFT)
18 #define MSI_DATA_LEVEL_DEASSERT (0 << MSI_DATA_LEVEL_SHIFT)
22 #define MSI_DATA_TRIGGER_EDGE (0 << MSI_DATA_TRIGGER_SHIFT)
30 #define MSI_ADDR_HEADER 0xfee00000
32 #define MSI_ADDR_DEST_ID_MASK 0xfff0000f
36 #define MSI_ADDR_DEST_MODE_PHYS (0 << MSI_ADDR_DEST_MODE_SHIFT)
40 #define MSI_ADDR_REDIRECTION_CPU (0 << MSI_ADDR_REDIRECTION_SHIFT)
Dhw_irq.h21 * 0 special
39 #define IA64_SPURIOUS_INT_VECTOR 0x0f
42 * Vectors 0x10-0x1f are used for low priority interrupts, e.g. CMCI.
44 #define IA64_CPEP_VECTOR 0x1c /* corrected platform error polling vector */
45 #define IA64_CMCP_VECTOR 0x1d /* corrected machine-check polling vector */
46 #define IA64_CPE_VECTOR 0x1e /* corrected platform error interrupt vector */
47 #define IA64_CMC_VECTOR 0x1f /* corrected machine-check interrupt vector */
49 * Vectors 0x20-0x2f are reserved for legacy ISA IRQs.
50 * Use vectors 0x30-0xe7 as the default device vector range for ia64.
60 #define IA64_IRQ_MOVE_VECTOR 0x30 /* "move IRQ" IPI */
[all …]
/kernel/linux/linux-6.6/arch/m68k/include/asm/
Dsun3xprom.h18 #define SUN3X_IOMMU 0x60000000
19 #define SUN3X_ENAREG 0x61000000
20 #define SUN3X_INTREG 0x61001400
21 #define SUN3X_DIAGREG 0x61001800
22 #define SUN3X_ZS1 0x62000000
23 #define SUN3X_ZS2 0x62002000
24 #define SUN3X_LANCE 0x65002000
25 #define SUN3X_EEPROM 0x64000000
26 #define SUN3X_IDPROM 0x640007d8
27 #define SUN3X_VIDEO_BASE 0x50400000
[all …]
/kernel/linux/linux-5.10/arch/m68k/include/asm/
Dsun3xprom.h18 #define SUN3X_IOMMU 0x60000000
19 #define SUN3X_ENAREG 0x61000000
20 #define SUN3X_INTREG 0x61001400
21 #define SUN3X_DIAGREG 0x61001800
22 #define SUN3X_ZS1 0x62000000
23 #define SUN3X_ZS2 0x62002000
24 #define SUN3X_LANCE 0x65002000
25 #define SUN3X_EEPROM 0x64000000
26 #define SUN3X_IDPROM 0x640007d8
27 #define SUN3X_VIDEO_BASE 0x50400000
[all …]
/kernel/linux/linux-5.10/arch/x86/include/asm/
Dmsidef.h13 #define MSI_DATA_VECTOR_SHIFT 0
14 #define MSI_DATA_VECTOR_MASK 0x000000ff
19 #define MSI_DATA_DELIVERY_FIXED (0 << MSI_DATA_DELIVERY_MODE_SHIFT)
23 #define MSI_DATA_LEVEL_DEASSERT (0 << MSI_DATA_LEVEL_SHIFT)
27 #define MSI_DATA_TRIGGER_EDGE (0 << MSI_DATA_TRIGGER_SHIFT)
34 #define MSI_ADDR_BASE_HI 0
35 #define MSI_ADDR_BASE_LO 0xfee00000
38 #define MSI_ADDR_DEST_MODE_PHYSICAL (0 << MSI_ADDR_DEST_MODE_SHIFT)
42 #define MSI_ADDR_REDIRECTION_CPU (0 << MSI_ADDR_REDIRECTION_SHIFT)
48 #define MSI_ADDR_DEST_ID_MASK 0x00ffff0
[all …]
/kernel/linux/linux-6.6/arch/x86/include/asm/
Dmsi.h52 #define X86_MSI_BASE_ADDRESS_LOW (0xfee00000 >> 20)
60 #define X86_MSI_BASE_ADDRESS_HIGH (0)
/kernel/linux/linux-6.6/arch/powerpc/sysdev/
Dgrackle.c18 #define GRACKLE_CFA(b, d, o) (0x80 | ((b) << 8) | ((d) << 16) \
21 #define GRACKLE_PICR1_STG 0x00000040
22 #define GRACKLE_PICR1_LOOPSNOOP 0x00000010
30 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_stg()
34 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_stg()
43 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_loop_snoop()
47 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_loop_snoop()
54 setup_indirect_pci(hose, 0xfec00000, 0xfee00000, 0); in setup_grackle()
59 #if 0 /* Disabled for now, HW problems ??? */ in setup_grackle()
/kernel/linux/linux-5.10/arch/powerpc/sysdev/
Dgrackle.c18 #define GRACKLE_CFA(b, d, o) (0x80 | ((b) << 8) | ((d) << 16) \
21 #define GRACKLE_PICR1_STG 0x00000040
22 #define GRACKLE_PICR1_LOOPSNOOP 0x00000010
30 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_stg()
34 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_stg()
43 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_loop_snoop()
47 out_be32(bp->cfg_addr, GRACKLE_CFA(0, 0, 0xa8)); in grackle_set_loop_snoop()
54 setup_indirect_pci(hose, 0xfec00000, 0xfee00000, 0); in setup_grackle()
59 #if 0 /* Disabled for now, HW problems ??? */ in setup_grackle()
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/interrupt-controller/
Dintel,ce4100-lapic.yaml67 reg = <0xfee00000 0x1000>;
/kernel/linux/linux-5.10/arch/mips/include/asm/netlogic/xlr/
Dmsidef.h47 #define MSI_DATA_VECTOR_SHIFT 0
48 #define MSI_DATA_VECTOR_MASK 0x000000ff
53 #define MSI_DATA_DELIVERY_FIXED (0 << MSI_DATA_DELIVERY_MODE_SHIFT)
57 #define MSI_DATA_LEVEL_DEASSERT (0 << MSI_DATA_LEVEL_SHIFT)
61 #define MSI_DATA_TRIGGER_EDGE (0 << MSI_DATA_TRIGGER_SHIFT)
68 #define MSI_ADDR_BASE_HI 0
69 #define MSI_ADDR_BASE_LO 0xfee00000
72 #define MSI_ADDR_DEST_MODE_PHYSICAL (0 << MSI_ADDR_DEST_MODE_SHIFT)
76 #define MSI_ADDR_REDIRECTION_CPU (0 << MSI_ADDR_REDIRECTION_SHIFT)
80 #define MSI_ADDR_DEST_ID_MASK 0x00ffff0
/kernel/linux/linux-5.10/arch/powerpc/platforms/embedded6xx/
Dlinkstation.c33 return 0; in declare_of_platform_devices()
49 " bus 0\n", dev); in linkstation_add_bridge()
54 hose->first_busno = bus_range ? bus_range[0] : 0; in linkstation_add_bridge()
55 hose->last_busno = bus_range ? bus_range[1] : 0xff; in linkstation_add_bridge()
56 setup_indirect_pci(hose, 0xfec00000, 0xfee00000, 0); in linkstation_add_bridge()
62 return 0; in linkstation_add_bridge()
85 mpic = mpic_alloc(NULL, 0, 0, 4, 0, " EPIC "); in linkstation_init_IRQ()
89 mpic_assign_isu(mpic, 0, mpic->paddr + 0x10200); in linkstation_init_IRQ()
92 mpic_assign_isu(mpic, 1, mpic->paddr + 0x11000); in linkstation_init_IRQ()
95 mpic_assign_isu(mpic, 2, mpic->paddr + 0x11100); in linkstation_init_IRQ()
[all …]
Dmpc10x.h24 * Processor: 0x80000000 - 0x807fffff -> PCI I/O: 0x00000000 - 0x007fffff
25 * Processor: 0xc0000000 - 0xdfffffff -> PCI MEM: 0x00000000 - 0x1fffffff
26 * PCI MEM: 0x80000000 -> Processor System Memory: 0x00000000
29 * Processor: 0xfe000000 - 0xfebfffff -> PCI I/O: 0x00000000 - 0x00bfffff
30 * Processor: 0x80000000 - 0xbfffffff -> PCI MEM: 0x80000000 - 0xbfffffff
31 * PCI MEM: 0x00000000 -> Processor System Memory: 0x00000000
40 #define MPC10X_BRIDGE_8240 ((0x0003 << 16) | PCI_VENDOR_ID_MOTOROLA)
41 #define MPC10X_BRIDGE_107 ((0x0004 << 16) | PCI_VENDOR_ID_MOTOROLA)
42 #define MPC10X_BRIDGE_8245 ((0x0006 << 16) | PCI_VENDOR_ID_MOTOROLA)
49 #define MPC10X_MAPA_CNFG_ADDR 0x80000cf8
[all …]
/kernel/linux/linux-6.6/arch/powerpc/platforms/embedded6xx/
Dlinkstation.c32 return 0; in declare_of_platform_devices()
48 " bus 0\n", dev); in linkstation_add_bridge()
53 hose->first_busno = bus_range ? bus_range[0] : 0; in linkstation_add_bridge()
54 hose->last_busno = bus_range ? bus_range[1] : 0xff; in linkstation_add_bridge()
55 setup_indirect_pci(hose, 0xfec00000, 0xfee00000, 0); in linkstation_add_bridge()
61 return 0; in linkstation_add_bridge()
87 mpic = mpic_alloc(NULL, 0, 0, 4, 0, " EPIC "); in linkstation_init_IRQ()
91 mpic_assign_isu(mpic, 0, mpic->paddr + 0x10200); in linkstation_init_IRQ()
94 mpic_assign_isu(mpic, 1, mpic->paddr + 0x11000); in linkstation_init_IRQ()
97 mpic_assign_isu(mpic, 2, mpic->paddr + 0x11100); in linkstation_init_IRQ()
Dmpc10x.h24 * Processor: 0x80000000 - 0x807fffff -> PCI I/O: 0x00000000 - 0x007fffff
25 * Processor: 0xc0000000 - 0xdfffffff -> PCI MEM: 0x00000000 - 0x1fffffff
26 * PCI MEM: 0x80000000 -> Processor System Memory: 0x00000000
29 * Processor: 0xfe000000 - 0xfebfffff -> PCI I/O: 0x00000000 - 0x00bfffff
30 * Processor: 0x80000000 - 0xbfffffff -> PCI MEM: 0x80000000 - 0xbfffffff
31 * PCI MEM: 0x00000000 -> Processor System Memory: 0x00000000
40 #define MPC10X_BRIDGE_8240 ((0x0003 << 16) | PCI_VENDOR_ID_MOTOROLA)
41 #define MPC10X_BRIDGE_107 ((0x0004 << 16) | PCI_VENDOR_ID_MOTOROLA)
42 #define MPC10X_BRIDGE_8245 ((0x0006 << 16) | PCI_VENDOR_ID_MOTOROLA)
49 #define MPC10X_MAPA_CNFG_ADDR 0x80000cf8
[all …]
/kernel/linux/linux-5.10/Documentation/x86/
Dintel-iommu.rst64 Interrupt ranges are not address translated, (0xfee00000 - 0xfeefffff).
83 ACPI: DMAR (v001 A M I OEMDMAR 0x00000001 MSFT 0x00000097) @ 0x000000007f5b5ef0
89 ACPI DMAR:DRHD (flags: 0x00000000)base: 0x00000000fed90000
90 ACPI DMAR:DRHD (flags: 0x00000000)base: 0x00000000fed91000
91 ACPI DMAR:DRHD (flags: 0x00000001)base: 0x00000000fed93000
92 ACPI DMAR:RMRR base: 0x00000000000ed000 end: 0x00000000000effff
93 ACPI DMAR:RMRR base: 0x000000007f600000 end: 0x000000007fffffff
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gt/uc/
Dintel_guc.h85 return intel_guc_ct_send(&guc->ct, action, len, NULL, 0); in intel_guc_send()
102 #define GUC_GGTT_TOP 0xFEE00000
110 * [0, ggtt.pin_bias), which is reserved for Boot ROM, SRAM and WOPCM.
111 * Currently, in order to exclude [0, ggtt.pin_bias) address space from
176 guc->mmio_msg = 0; in intel_guc_sanitize()
178 return 0; in intel_guc_sanitize()
/kernel/linux/linux-6.6/Documentation/arch/x86/
Diommu.rst74 Interrupt ranges are not address translated, (0xfee00000 - 0xfeefffff).
105 ACPI: DMAR (v001 A M I OEMDMAR 0x00000001 MSFT 0x00000097) @ 0x000000007f5b5ef0
113 ACPI DMAR:DRHD (flags: 0x00000000)base: 0x00000000fed90000
114 ACPI DMAR:DRHD (flags: 0x00000000)base: 0x00000000fed91000
115 ACPI DMAR:DRHD (flags: 0x00000001)base: 0x00000000fed93000
116 ACPI DMAR:RMRR base: 0x00000000000ed000 end: 0x00000000000effff
117 ACPI DMAR:RMRR base: 0x000000007f600000 end: 0x000000007fffffff
150 AMD-Vi: Event logged [IO_PAGE_FAULT domain=0x0007 address=0xffffc02000 flags=0x0000]
151 AMD-Vi: Event logged [IO_PAGE_FAULT device=07:00.0 domain=0x0007 address=0xffffc02000 flags=0x0000]
/kernel/linux/linux-5.10/arch/powerpc/boot/dts/fsl/
Dge_imp3a.dts22 reg = <0 0xfef05000 0 0x1000>;
24 ranges = <0x0 0x0 0x0 0xff000000 0x01000000
25 0x1 0x0 0x0 0xe0000000 0x08000000
26 0x2 0x0 0x0 0xe8000000 0x08000000
27 0x3 0x0 0x0 0xfc100000 0x00020000
28 0x4 0x0 0x0 0xfc000000 0x00008000
29 0x5 0x0 0x0 0xfc008000 0x00008000
30 0x6 0x0 0x0 0xfee00000 0x00040000
31 0x7 0x0 0x0 0xfee80000 0x00040000>;
33 /* nor@0,0 is a mirror of part of the memory in nor@1,0
[all …]
Dc293pcie.dts46 reg = <0xf 0xffe1e000 0 0x2000>;
47 ranges = <0x0 0x0 0xf 0xec000000 0x04000000
48 0x1 0x0 0xf 0xff800000 0x00010000
49 0x2 0x0 0xf 0xffdf0000 0x00010000>;
54 ranges = <0x0 0xf 0xffe00000 0x100000>;
58 reg = <0xf 0xffe0a000 0 0x1000>;
59 ranges = <0x2000000 0x0 0x80000000 0xc 0x00000000 0x0 0x20000000
60 0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>;
61 pcie@0 {
62 ranges = <0x2000000 0x0 0x80000000
[all …]
/kernel/linux/linux-6.6/arch/powerpc/boot/dts/fsl/
Dge_imp3a.dts22 reg = <0 0xfef05000 0 0x1000>;
24 ranges = <0x0 0x0 0x0 0xff000000 0x01000000
25 0x1 0x0 0x0 0xe0000000 0x08000000
26 0x2 0x0 0x0 0xe8000000 0x08000000
27 0x3 0x0 0x0 0xfc100000 0x00020000
28 0x4 0x0 0x0 0xfc000000 0x00008000
29 0x5 0x0 0x0 0xfc008000 0x00008000
30 0x6 0x0 0x0 0xfee00000 0x00040000
31 0x7 0x0 0x0 0xfee80000 0x00040000>;
33 /* nor@0,0 is a mirror of part of the memory in nor@1,0
[all …]
Dc293pcie.dts46 reg = <0xf 0xffe1e000 0 0x2000>;
47 ranges = <0x0 0x0 0xf 0xec000000 0x04000000
48 0x1 0x0 0xf 0xff800000 0x00010000
49 0x2 0x0 0xf 0xffdf0000 0x00010000>;
54 ranges = <0x0 0xf 0xffe00000 0x100000>;
58 reg = <0xf 0xffe0a000 0 0x1000>;
59 ranges = <0x2000000 0x0 0x80000000 0xc 0x00000000 0x0 0x20000000
60 0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>;
61 pcie@0 {
62 ranges = <0x2000000 0x0 0x80000000
[all …]

12