Home
last modified time | relevance | path

Searched +full:0 +full:x228 (Results 1 – 25 of 229) sorted by relevance

12345678910

/kernel/linux/linux-5.10/drivers/memory/tegra/
Dtegra30.c36 .id = 0x00,
40 .id = 0x01,
44 .reg = 0x228,
48 .reg = 0x2e8,
49 .shift = 0,
50 .mask = 0xff,
51 .def = 0x4e,
54 .id = 0x02,
58 .reg = 0x228,
62 .reg = 0x2f4,
[all …]
Dtegra114.c15 .id = 0x00,
19 .id = 0x01,
23 .reg = 0x228,
27 .reg = 0x2e8,
28 .shift = 0,
29 .mask = 0xff,
30 .def = 0x4e,
33 .id = 0x02,
37 .reg = 0x228,
41 .reg = 0x2f4,
[all …]
Dtegra124.c15 .id = 0x00,
19 .id = 0x01,
23 .reg = 0x228,
27 .reg = 0x2e8,
28 .shift = 0,
29 .mask = 0xff,
30 .def = 0xc2,
33 .id = 0x02,
37 .reg = 0x228,
41 .reg = 0x2f4,
[all …]
Dtegra210.c12 .id = 0x00,
16 .id = 0x01,
20 .reg = 0x228,
24 .reg = 0x2e8,
25 .shift = 0,
26 .mask = 0xff,
27 .def = 0xc2,
30 .id = 0x02,
34 .reg = 0x228,
38 .reg = 0x2f4,
[all …]
/kernel/linux/linux-4.19/drivers/memory/tegra/
Dtegra30.c18 .id = 0x00,
22 .id = 0x01,
26 .reg = 0x228,
30 .reg = 0x2e8,
31 .shift = 0,
32 .mask = 0xff,
33 .def = 0x4e,
36 .id = 0x02,
40 .reg = 0x228,
44 .reg = 0x2f4,
[all …]
Dtegra114.c18 .id = 0x00,
22 .id = 0x01,
26 .reg = 0x228,
30 .reg = 0x2e8,
31 .shift = 0,
32 .mask = 0xff,
33 .def = 0x4e,
36 .id = 0x02,
40 .reg = 0x228,
44 .reg = 0x2f4,
[all …]
Dtegra210.c15 .id = 0x00,
19 .id = 0x01,
23 .reg = 0x228,
27 .reg = 0x2e8,
28 .shift = 0,
29 .mask = 0xff,
30 .def = 0xc2,
33 .id = 0x02,
37 .reg = 0x228,
41 .reg = 0x2f4,
[all …]
Dtegra124.c16 #define MC_EMEM_ARB_CFG 0x90
17 #define MC_EMEM_ARB_OUTSTANDING_REQ 0x94
18 #define MC_EMEM_ARB_TIMING_RCD 0x98
19 #define MC_EMEM_ARB_TIMING_RP 0x9c
20 #define MC_EMEM_ARB_TIMING_RC 0xa0
21 #define MC_EMEM_ARB_TIMING_RAS 0xa4
22 #define MC_EMEM_ARB_TIMING_FAW 0xa8
23 #define MC_EMEM_ARB_TIMING_RRD 0xac
24 #define MC_EMEM_ARB_TIMING_RAP2PRE 0xb0
25 #define MC_EMEM_ARB_TIMING_WAP2PRE 0xb4
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Dfsl,imx8mp-pinctrl.yaml72 reg = <0x30330000 0x10000>;
76 <0x228 0x488 0x5F0 0x0 0x6 0x49>,
77 <0x228 0x488 0x000 0x0 0x0 0x49>;
/kernel/linux/linux-5.10/include/dt-bindings/clock/
Dam4.h8 #define AM4_CLKCTRL_OFFSET 0x20
14 #define AM4_ADC_TSC_CLKCTRL AM4_CLKCTRL_INDEX(0x120)
15 #define AM4_L4_WKUP_CLKCTRL AM4_CLKCTRL_INDEX(0x220)
16 #define AM4_WKUP_M3_CLKCTRL AM4_CLKCTRL_INDEX(0x228)
17 #define AM4_COUNTER_32K_CLKCTRL AM4_CLKCTRL_INDEX(0x230)
18 #define AM4_TIMER1_CLKCTRL AM4_CLKCTRL_INDEX(0x328)
19 #define AM4_WD_TIMER2_CLKCTRL AM4_CLKCTRL_INDEX(0x338)
20 #define AM4_I2C1_CLKCTRL AM4_CLKCTRL_INDEX(0x340)
21 #define AM4_UART1_CLKCTRL AM4_CLKCTRL_INDEX(0x348)
22 #define AM4_SMARTREFLEX0_CLKCTRL AM4_CLKCTRL_INDEX(0x350)
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/altera/
Dsocfpga-system.txt11 reg = <0xffd08000 0x1000>;
12 cpu1-start-addr = <0xffd080c4>;
24 reg = <0xffd12000 0x228>;
/kernel/linux/linux-5.10/arch/arm/mm/
Dcache-tauros3.h20 #define TAUROS3_EVENT_CNT2_CFG 0x224
21 #define TAUROS3_EVENT_CNT2_VAL 0x228
22 #define TAUROS3_INV_ALL 0x780
23 #define TAUROS3_CLEAN_ALL 0x784
24 #define TAUROS3_AUX2_CTRL 0x820
/kernel/linux/linux-5.10/drivers/mfd/
Ddbx500-prcmu-regs.h17 #define PRCM_ACLK_MGT (0x004)
18 #define PRCM_SVAMMCSPCLK_MGT (0x008)
19 #define PRCM_SIAMMDSPCLK_MGT (0x00C)
20 #define PRCM_SGACLK_MGT (0x014)
21 #define PRCM_UARTCLK_MGT (0x018)
22 #define PRCM_MSP02CLK_MGT (0x01C)
23 #define PRCM_I2CCLK_MGT (0x020)
24 #define PRCM_SDMMCCLK_MGT (0x024)
25 #define PRCM_SLIMCLK_MGT (0x028)
26 #define PRCM_PER1CLK_MGT (0x02C)
[all …]
/kernel/linux/linux-4.19/drivers/mfd/
Ddbx500-prcmu-regs.h18 #define PRCM_ACLK_MGT (0x004)
19 #define PRCM_SVAMMCSPCLK_MGT (0x008)
20 #define PRCM_SIAMMDSPCLK_MGT (0x00C)
21 #define PRCM_SGACLK_MGT (0x014)
22 #define PRCM_UARTCLK_MGT (0x018)
23 #define PRCM_MSP02CLK_MGT (0x01C)
24 #define PRCM_I2CCLK_MGT (0x020)
25 #define PRCM_SDMMCCLK_MGT (0x024)
26 #define PRCM_SLIMCLK_MGT (0x028)
27 #define PRCM_PER1CLK_MGT (0x02C)
[all …]
/kernel/linux/linux-4.19/arch/arm/mm/
Dcache-tauros3.h32 #define TAUROS3_EVENT_CNT2_CFG 0x224
33 #define TAUROS3_EVENT_CNT2_VAL 0x228
34 #define TAUROS3_INV_ALL 0x780
35 #define TAUROS3_CLEAN_ALL 0x784
36 #define TAUROS3_AUX2_CTRL 0x820
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/remoteproc/
Dst-rproc.txt29 reg = <0x42000000 0x01000000>;
40 st,syscfg = <&syscfg_core 0x228>;
/kernel/linux/linux-4.19/Documentation/devicetree/bindings/remoteproc/
Dst-rproc.txt29 reg = <0x42000000 0x01000000>;
40 st,syscfg = <&syscfg_core 0x228>;
/kernel/linux/linux-5.10/drivers/net/ethernet/marvell/octeontx2/nic/
Dotx2_reg.h17 #define RVU_PF_VFX_PFVF_MBOX0 (0x00000)
18 #define RVU_PF_VFX_PFVF_MBOX1 (0x00008)
19 #define RVU_PF_VFX_PFVF_MBOXX(a, b) (0x0 | (a) << 12 | (b) << 3)
20 #define RVU_PF_VF_BAR4_ADDR (0x10)
21 #define RVU_PF_BLOCK_ADDRX_DISC(a) (0x200 | (a) << 3)
22 #define RVU_PF_VFME_STATUSX(a) (0x800 | (a) << 3)
23 #define RVU_PF_VFTRPENDX(a) (0x820 | (a) << 3)
24 #define RVU_PF_VFTRPEND_W1SX(a) (0x840 | (a) << 3)
25 #define RVU_PF_VFPF_MBOX_INTX(a) (0x880 | (a) << 3)
26 #define RVU_PF_VFPF_MBOX_INT_W1SX(a) (0x8A0 | (a) << 3)
[all …]
/kernel/linux/linux-5.10/include/linux/bcma/
Dbcma_driver_gmac_cmn.h7 #define BCMA_GMAC_CMN_STAG0 0x000
8 #define BCMA_GMAC_CMN_STAG1 0x004
9 #define BCMA_GMAC_CMN_STAG2 0x008
10 #define BCMA_GMAC_CMN_STAG3 0x00C
11 #define BCMA_GMAC_CMN_PARSER_CTL 0x020
12 #define BCMA_GMAC_CMN_MIB_MAX_LEN 0x024
13 #define BCMA_GMAC_CMN_PHY_ACCESS 0x100
14 #define BCMA_GMAC_CMN_PA_DATA_MASK 0x0000ffff
15 #define BCMA_GMAC_CMN_PA_ADDR_MASK 0x001f0000
17 #define BCMA_GMAC_CMN_PA_REG_MASK 0x1f000000
[all …]
/kernel/linux/linux-4.19/include/linux/bcma/
Dbcma_driver_gmac_cmn.h7 #define BCMA_GMAC_CMN_STAG0 0x000
8 #define BCMA_GMAC_CMN_STAG1 0x004
9 #define BCMA_GMAC_CMN_STAG2 0x008
10 #define BCMA_GMAC_CMN_STAG3 0x00C
11 #define BCMA_GMAC_CMN_PARSER_CTL 0x020
12 #define BCMA_GMAC_CMN_MIB_MAX_LEN 0x024
13 #define BCMA_GMAC_CMN_PHY_ACCESS 0x100
14 #define BCMA_GMAC_CMN_PA_DATA_MASK 0x0000ffff
15 #define BCMA_GMAC_CMN_PA_ADDR_MASK 0x001f0000
17 #define BCMA_GMAC_CMN_PA_REG_MASK 0x1f000000
[all …]
/kernel/linux/linux-4.19/tools/bpf/bpftool/Documentation/
Dbpftool-prog.rst85 to be replaced in the ELF file counting from 0, while *NAME*
120 loaded_at Sep 29/20:11 uid 0
134 "uid": 0,
156 sub $0x228,%rsp
157 sub $0x28,%rbp
158 mov %rbx,0x0(%rbp)
165 | -rw------- 1 root root 0 Jul 22 01:43 prog
166 | -rw------- 1 root root 0 Jul 22 01:44 prog2
176 sub $0x228,%rsp
178 sub $0x28,%rbp
[all …]
/kernel/linux/linux-5.10/drivers/clk/meson/
Daxg.h19 #define HHI_MIPI_CNTL0 0x00
20 #define HHI_GP0_PLL_CNTL 0x40
21 #define HHI_GP0_PLL_CNTL2 0x44
22 #define HHI_GP0_PLL_CNTL3 0x48
23 #define HHI_GP0_PLL_CNTL4 0x4c
24 #define HHI_GP0_PLL_CNTL5 0x50
25 #define HHI_GP0_PLL_STS 0x54
26 #define HHI_GP0_PLL_CNTL1 0x58
27 #define HHI_HIFI_PLL_CNTL 0x80
28 #define HHI_HIFI_PLL_CNTL2 0x84
[all …]
/kernel/linux/linux-4.19/drivers/clk/meson/
Daxg.h19 #define HHI_MIPI_CNTL0 0x00
20 #define HHI_GP0_PLL_CNTL 0x40
21 #define HHI_GP0_PLL_CNTL2 0x44
22 #define HHI_GP0_PLL_CNTL3 0x48
23 #define HHI_GP0_PLL_CNTL4 0x4c
24 #define HHI_GP0_PLL_CNTL5 0x50
25 #define HHI_GP0_PLL_STS 0x54
26 #define HHI_GP0_PLL_CNTL1 0x58
27 #define HHI_HIFI_PLL_CNTL 0x80
28 #define HHI_HIFI_PLL_CNTL2 0x84
[all …]
/kernel/linux/linux-5.10/sound/soc/fsl/
Dfsl_audmix.h15 #define FSL_AUDMIX_CTR 0x200 /* Control */
16 #define FSL_AUDMIX_STR 0x204 /* Status */
18 #define FSL_AUDMIX_ATCR0 0x208 /* Attenuation Control */
19 #define FSL_AUDMIX_ATIVAL0 0x20c /* Attenuation Initial Value */
20 #define FSL_AUDMIX_ATSTPUP0 0x210 /* Attenuation step up factor */
21 #define FSL_AUDMIX_ATSTPDN0 0x214 /* Attenuation step down factor */
22 #define FSL_AUDMIX_ATSTPTGT0 0x218 /* Attenuation step target */
23 #define FSL_AUDMIX_ATTNVAL0 0x21c /* Attenuation Value */
24 #define FSL_AUDMIX_ATSTP0 0x220 /* Attenuation step number */
26 #define FSL_AUDMIX_ATCR1 0x228 /* Attenuation Control */
[all …]
/kernel/linux/linux-5.10/drivers/devfreq/event/
Dexynos-ppmu.h13 PPMU_DISABLE = 0,
18 PPMU_PMNCNT0 = 0,
30 PPMU_RO_BUSY_CYCLE_CNT = 0x0,
31 PPMU_WO_BUSY_CYCLE_CNT = 0x1,
32 PPMU_RW_BUSY_CYCLE_CNT = 0x2,
33 PPMU_RO_REQUEST_CNT = 0x3,
34 PPMU_WO_REQUEST_CNT = 0x4,
35 PPMU_RO_DATA_CNT = 0x5,
36 PPMU_WO_DATA_CNT = 0x6,
37 PPMU_RO_LATENCY = 0x12,
[all …]

12345678910