Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_TIMING_3 (Results 1 – 25 of 50) sorted by relevance

12

/third_party/uboot/u-boot-2020.01/include/configs/km/
Dkm-mpc8360.h81 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
Dkm-mpc832x.h83 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
Dkm-mpc8309.h118 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
/third_party/uboot/u-boot-2020.01/board/freescale/p1_twr/
Dddr.c31 .timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3, in fixed_sdram()
/third_party/uboot/u-boot-2020.01/board/gdsys/mpc8308/
Dsdram.c50 out_be32(&im->ddr.timing_cfg_3, CONFIG_SYS_DDR_TIMING_3); in fixed_sdram()
/third_party/uboot/u-boot-2020.01/board/mpc8308_p1m/
Dsdram.c43 out_be32(&im->ddr.timing_cfg_3, CONFIG_SYS_DDR_TIMING_3); in fixed_sdram()
/third_party/uboot/u-boot-2020.01/board/freescale/mpc8308rdb/
Dsdram.c47 out_be32(&im->ddr.timing_cfg_3, CONFIG_SYS_DDR_TIMING_3); in fixed_sdram()
/third_party/uboot/u-boot-2020.01/board/freescale/mpc8315erdb/
Dsdram.c64 im->ddr.timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3; in fixed_sdram()
/third_party/uboot/u-boot-2020.01/board/freescale/mpc832xemds/
Dmpc832xemds.c140 im->ddr.timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3; in fixed_sdram()
/third_party/uboot/u-boot-2020.01/include/configs/
Dmpc8308_p1m.h64 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
DMPC832XEMDS.h66 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
Dve8313.h52 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
DMPC8308RDB.h60 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
Dids8313.h60 #define CONFIG_SYS_DDR_TIMING_3 (1 << 16) /* ext refrec */ macro
DMPC8323ERDB.h66 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
DMPC8313ERDB_NOR.h75 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
DMPC8349EMDS.h82 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
DMPC8349EMDS_SDRAM.h82 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
DMPC8313ERDB_NAND.h103 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
DMPC8315ERDB.h57 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
DMPC837XEMDS.h68 #define CONFIG_SYS_DDR_TIMING_3 0x00000000 macro
/third_party/uboot/u-boot-2020.01/board/freescale/mpc8313erdb/
Dsdram.c73 im->ddr.timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3; in fixed_sdram()
/third_party/uboot/u-boot-2020.01/board/Arcturus/ucp1020/
Dddr.c91 .timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3, in fixed_sdram()
/third_party/uboot/u-boot-2020.01/board/freescale/mpc8641hpcn/
Dmpc8641hpcn.c74 ddr->timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3; in fixed_sdram()
/third_party/uboot/u-boot-2020.01/board/freescale/mpc8323erdb/
Dmpc8323erdb.c121 im->ddr.timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3; in fixed_sdram()

12