| /third_party/uboot/u-boot-2020.01/drivers/mtd/ |
| D | hifmc_hi3519av100.c | 59 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc100_nand_controller_enable()
71 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc100_nand_controller_enable()
89 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
109 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
110 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3556av100.c | 59 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc100_nand_controller_enable()
71 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc100_nand_controller_enable()
89 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
109 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
110 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3559av100.c | 68 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc100_nand_controller_enable()
80 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc100_nand_controller_enable()
123 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
143 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
144 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3516av300.c | 48 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
67 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
68 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3516cv500.c | 48 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
67 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
68 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3516dv300.c | 48 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
67 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
68 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3516ev300.c | 61 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
83 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
84 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3518ev300.c | 61 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
83 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
84 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3520dv500.c | 55 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
74 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
75 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3516ev200.c | 61 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
83 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
84 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3521dv200.c | 55 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
74 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
75 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3516dv200.c | 61 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
83 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
84 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| D | hifmc_hi3531dv200.c | 80 old_val = regval = readl(CRG_REG_BASE + REG_FMC_CRG); in hifmc_set_fmc_system_clock()
100 REG_FMC_CRG, regval); in hifmc_set_fmc_system_clock()
101 writel(regval, (CRG_REG_BASE + REG_FMC_CRG)); in hifmc_set_fmc_system_clock()
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3516dv300/ |
| D | platform.h | 83 #define REG_FMC_CRG REG_CRG81 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3516cv500/ |
| D | platform.h | 83 #define REG_FMC_CRG REG_CRG81 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3516av300/ |
| D | platform.h | 83 #define REG_FMC_CRG REG_CRG81 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3516dv200/ |
| D | platform.h | 82 #define REG_FMC_CRG REG_CRG81 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3518ev300/ |
| D | platform.h | 82 #define REG_FMC_CRG REG_CRG81 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3516ev300/ |
| D | platform.h | 82 #define REG_FMC_CRG REG_CRG81 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3516ev200/ |
| D | platform.h | 82 #define REG_FMC_CRG REG_CRG81 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3520dv500/ |
| D | platform.h | 117 #define REG_FMC_CRG 0x3f40 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3519av100/ |
| D | platform.h | 85 #define REG_FMC_CRG REG_CRG92 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3556av100/ |
| D | platform.h | 85 #define REG_FMC_CRG REG_CRG92 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3559av100/ |
| D | platform.h | 126 #define REG_FMC_CRG 0x0170 macro
|
| /third_party/uboot/u-boot-2020.01/arch/arm/include/asm/arch-hi3521dv200/ |
| D | platform.h | 117 #define REG_FMC_CRG 0x3f40 macro
|