/kernel/linux/linux-5.10/Documentation/devicetree/bindings/iio/adc/ |
D | adi,axi-adc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/iio/adc/adi,axi-adc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Analog Devices AXI ADC IP core 10 - Michael Hennerich <michael.hennerich@analog.com> 11 - Alexandru Ardelean <alexandru.ardelean@analog.com> 14 Analog Devices Generic AXI ADC IP core for interfacing an ADC device 18 interface for the actual ADC, while this IP core will interface 19 to the data-lines of the ADC and handle the streaming of data into [all …]
|
D | xilinx-xadc.txt | 4 bindings are very similar. The Xilinx XADC is a ADC that can be found in the 8 other one is available on all series 7 platforms and is a softmacro with a AXI 13 - compatible: Should be one of 14 * "xlnx,zynq-xadc-1.00.a": When using the ZYNQ device 16 * "xlnx,axi-xadc-1.00.a": When using the axi-xadc pcore to 18 - reg: Address and length of the register set for the device 19 - interrupts: Interrupt for the XADC control interface. 20 - clocks: When using the ZYNQ this must be the ZYNQ PCAP clock, 21 when using the AXI-XADC pcore this must be the clock that provides the 22 clock to the AXI bus interface of the core. [all …]
|
/kernel/linux/linux-5.10/include/linux/iio/adc/ |
D | adi-axi-adc.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 3 * Analog Devices Generic AXI ADC IP core driver/library 6 * Copyright 2012-2020 Analog Devices Inc. 15 * struct adi_axi_adc_chip_info - Chip specific information 38 * struct adi_axi_adc_conv - data of the ADC attached to the AXI ADC 39 * @chip_info chip info details for the client ADC 40 * @preenable_setup op to run in the client before enabling the AXI ADC 41 * @reg_access IIO debugfs_reg_access hook for the client ADC 42 * @read_raw IIO read_raw hook for the client ADC 43 * @write_raw IIO write_raw hook for the client ADC
|
/kernel/linux/linux-5.10/drivers/iio/adc/ |
D | adi-axi-adc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Analog Devices Generic AXI ADC IP core 6 * Copyright 2012-2020 Analog Devices Inc. 21 #include <linux/iio/buffer-dmaengine.h> 23 #include <linux/fpga/adi-axi-common.h> 24 #include <linux/iio/adc/adi-axi-adc.h> 31 /* ADC controls */ 38 /* ADC Channel controls */ 95 iowrite32(val, st->regs + reg); in adi_axi_adc_write() 101 return ioread32(st->regs + reg); in adi_axi_adc_read() [all …]
|
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 3 # ADC drivers 10 bool "ST-Ericsson AB8500 GPADC driver" 25 tristate "Analog Devices AD7091R5 ADC Driver" 29 Say yes here to build support for Analog Devices AD7091R-5 ADC. 32 tristate "Analog Devices AD7124 and similar sigma-delta ADCs driver" 36 Say yes here to build support for Analog Devices AD7124-4 and AD7124-8 37 SPI analog to digital converters (ADC). 43 tristate "Analog Devices AD7190 AD7192 AD7193 AD7195 ADC driver" 48 AD7192, AD7193 or AD7195 SPI analog to digital converters (ADC). [all …]
|
D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 3 # Makefile for IIO ADC drivers 7 obj-$(CONFIG_AB8500_GPADC) += ab8500-gpadc.o 8 obj-$(CONFIG_AD_SIGMA_DELTA) += ad_sigma_delta.o 9 obj-$(CONFIG_AD7091R5) += ad7091r5.o ad7091r-base.o 10 obj-$(CONFIG_AD7124) += ad7124.o 11 obj-$(CONFIG_AD7192) += ad7192.o 12 obj-$(CONFIG_AD7266) += ad7266.o 13 obj-$(CONFIG_AD7291) += ad7291.o 14 obj-$(CONFIG_AD7292) += ad7292.o [all …]
|
D | ad9467.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Analog Devices AD9467 SPI ADC driver 5 * Copyright 2012-2020 Analog Devices Inc. 24 #include <linux/iio/adc/adi-axi-adc.h> 27 * ADI High-Speed ADC common spi interface registers 28 * See Application-Note AN-877: 29 * https://www.analog.com/media/en/technical-documentation/application-notes/AN-877.pdf 80 * Analog Devices AD9265 16-Bit, 125/105/80 MSPS ADC 88 * Analog Devices AD9434 12-Bit, 370/500 MSPS ADC 96 * Analog Devices AD9467 16-Bit, 200/250 MSPS ADC [all …]
|
D | xilinx-xadc-core.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright 2013-2014 Analog Devices Inc. 6 * Author: Lars-Peter Clausen <lars@metafoo.de> 9 * - XADC hardmacro: Xilinx UG480 10 * - ZYNQ XADC interface: Xilinx UG585 11 * - AXI XADC interface: Xilinx PG019 34 #include "xilinx-xadc.h" 86 /* AXI register definitions */ 109 * overloaded by the interrupts that it soft-lockups. For this reason the driver 118 writel(val, xadc->base + reg); in xadc_write_reg() [all …]
|
/kernel/linux/linux-5.10/arch/arm/boot/dts/ |
D | imx6sx.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/clock/imx6sx-clock.h> 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include "imx6sx-pinfunc.h" 12 #address-cells = <1>; 13 #size-cells = <1>; 16 * pre-existing /chosen node to be available to insert the 57 #address-cells = <1>; [all …]
|
D | stm32mp151.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/stm32mp1-clks.h> 8 #include <dt-bindings/reset/stm32mp1-resets.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 15 #address-cells = <1>; 16 #size-cells = <0>; 19 compatible = "arm,cortex-a7"; [all …]
|
D | bcm-cygnus.dtsi | 33 #include <dt-bindings/interrupt-controller/arm-gic.h> 34 #include <dt-bindings/interrupt-controller/irq.h> 35 #include <dt-bindings/clock/bcm-cygnus.h> 38 #address-cells = <1>; 39 #size-cells = <1>; 42 interrupt-parent = <&gic>; 54 #address-cells = <1>; 55 #size-cells = <0>; 59 compatible = "arm,cortex-a9"; 60 next-level-cache = <&L2>; [all …]
|
D | imx7s.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 6 #include <dt-bindings/clock/imx7d-clock.h> 7 #include <dt-bindings/power/imx7-power.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/reset/imx7-reset.h> 12 #include "imx7d-pinfunc.h" 15 #address-cells = <1>; 16 #size-cells = <1>; [all …]
|
D | imx6ul.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/clock/imx6ul-clock.h> 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/input/input.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include "imx6ul-pinfunc.h" 12 #address-cells = <1>; 13 #size-cells = <1>; 16 * pre-existing /chosen node to be available to insert the 55 #address-cells = <1>; [all …]
|
D | qcom-apq8064.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/clock/qcom,gcc-msm8960.h> 5 #include <dt-bindings/reset/qcom,gcc-msm8960.h> 6 #include <dt-bindings/clock/qcom,mmcc-msm8960.h> 7 #include <dt-bindings/clock/qcom,rpmcc.h> 8 #include <dt-bindings/soc/qcom,gsbi.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #address-cells = <1>; [all …]
|
D | imx23.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 5 #include "imx23-pinfunc.h" 8 #address-cells = <1>; 9 #size-cells = <1>; 11 interrupt-parent = <&icoll>; 14 * pre-existing /chosen node to be available to insert the 31 #address-cells = <1>; 32 #size-cells = <0>; 35 compatible = "arm,arm926ej-s"; 42 compatible = "simple-bus"; [all …]
|
D | exynos5420.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 14 #include <dt-bindings/clock/exynos5420.h> 15 #include <dt-bindings/clock/exynos-audss-clk.h> 16 #include <dt-bindings/interrupt-controller/arm-gic.h> 42 * by exynos5420-cpus.dtsi or exynos5422-cpus.dtsi. 46 compatible = "operating-points-v2"; 47 opp-shared; 49 opp-1800000000 { 50 opp-hz = /bits/ 64 <1800000000>; 51 opp-microvolt = <1250000 1250000 1500000>; [all …]
|
/kernel/linux/linux-5.10/arch/arc/boot/dts/ |
D | hsdk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/reset/snps,hsdk-reset.h> 18 #address-cells = <2>; 19 #size-cells = <2>; 22 … "earlycon=uart8250,mmio32,0xf0005000,115200n8 console=ttyS0,115200n8 debug print-fatal-signals=1"; 30 #address-cells = <1>; 31 #size-cells = <0>; 62 input_clk: input-clk { [all …]
|
/kernel/linux/linux-5.10/sound/soc/codecs/ |
D | rt5631.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * rt5631.c -- RT5631 ALSA Soc Audio driver 22 #include <sound/soc-dapm.h> 68 * rt5631_write_index - write index register of 2nd layer 78 * rt5631_read_index - read index register of 2nd layer 169 static const DECLARE_TLV_DB_SCALE(out_vol_tlv, -4650, 150, 0); 170 static const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -95625, 375, 0); 171 static const DECLARE_TLV_DB_SCALE(in_vol_tlv, -3450, 150, 0); 189 ucontrol->value.integer.value[0] = rt5631->dmic_used_flag; in rt5631_dmic_get() 200 rt5631->dmic_used_flag = ucontrol->value.integer.value[0]; in rt5631_dmic_put() [all …]
|
/kernel/linux/linux-5.10/drivers/hwmon/ |
D | axi-fan-control.c | 1 // SPDX-License-Identifier: GPL-2.0 9 #include <linux/fpga/adi-axi-common.h> 56 iowrite32(val, ctl->base + reg); in axi_iowrite() 62 return ioread32(ctl->base + reg); in axi_ioread() 105 return DIV_ROUND_CLOSEST(60 * ctl->clk_rate, ctl->ppr * tach); in axi_fan_control_get_fan_rpm() 118 * T = (ADC * 501.3743 / 2^bits) - 273.6777 in axi_fan_control_read_temp() 122 *val = ((raw_temp * 501374) >> 16) - 273677; in axi_fan_control_read_temp() 125 return -ENOTSUPP; in axi_fan_control_read_temp() 135 *val = ctl->fan_fault; in axi_fan_control_read_fan() 137 ctl->fan_fault = 0; in axi_fan_control_read_fan() [all …]
|
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 20 sensors-detect script from the lm_sensors package. Read 21 <file:Documentation/hwmon/userspace-tools.rst> for details. 52 will be called abx500-temp. 267 will be called as370-hwmon. 287 AXI HDL FAN monitoring core. 290 will be called axi-fan-control 299 lm-sensors 2.10.1 for proper userspace support. 348 Only Intel-based Apple's computers are supported (MacBook Pro, 355 the laptop to act as a pinball machine-esque joystick. [all …]
|
D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 6 obj-$(CONFIG_HWMON) += hwmon.o 7 obj-$(CONFIG_HWMON_VID) += hwmon-vid.o 10 obj-$(CONFIG_SENSORS_ACPI_POWER) += acpi_power_meter.o 11 obj-$(CONFIG_SENSORS_ATK0110) += asus_atk0110.o 15 obj-$(CONFIG_SENSORS_ASB100) += asb100.o 16 obj-$(CONFIG_SENSORS_W83627HF) += w83627hf.o 17 obj-$(CONFIG_SENSORS_W83773G) += w83773g.o 18 obj-$(CONFIG_SENSORS_W83792D) += w83792d.o 19 obj-$(CONFIG_SENSORS_W83793) += w83793.o [all …]
|
/kernel/linux/linux-5.10/drivers/clk/ |
D | clk-npcm7xx.c | 1 // SPDX-License-Identifier: GPL-2.0 11 #include <linux/clk-provider.h> 20 #include <dt-bindings/clock/nuvoton,npcm7xx-clock.h> 51 val = readl_relaxed(pll->pllcon); in npcm7xx_clk_pll_recalc_rate() 79 return ERR_PTR(-ENOMEM); in npcm7xx_clk_register_pll() 89 pll->pllcon = pllcon; in npcm7xx_clk_register_pll() 90 pll->hw.init = &init; in npcm7xx_clk_register_pll() 92 hw = &pll->hw; in npcm7xx_clk_register_pll() 140 * defined in include/dt-bindings/clock/nuvoton, NPCM7XX-clock.h for 141 * this specific clock. Otherwise, set to -1. [all …]
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/mediatek/ |
D | mt2712e.dtsi | 5 * SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 #include <dt-bindings/clock/mt2712-clk.h> 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/memory/mt2712-larb-port.h> 12 #include <dt-bindings/phy/phy.h> 13 #include <dt-bindings/power/mt2712-power.h> 14 #include "mt2712-pinfunc.h" 18 interrupt-parent = <&sysirq>; 19 #address-cells = <2>; [all …]
|
D | mt7622.dtsi | 6 * SPDX-License-Identifier: (GPL-2.0 OR MIT) 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/clock/mt7622-clk.h> 12 #include <dt-bindings/phy/phy.h> 13 #include <dt-bindings/power/mt7622-power.h> 14 #include <dt-bindings/reset/mt7622-reset.h> 15 #include <dt-bindings/thermal/thermal.h> 19 interrupt-parent = <&sysirq>; 20 #address-cells = <2>; [all …]
|
/kernel/linux/linux-5.10/ |
D | MAINTAINERS | 9 ------------------------- 30 ``diff -u`` to make the patch easy to merge. Be prepared to get your 40 See Documentation/process/coding-style.rst for guidance here. 46 See Documentation/process/submitting-patches.rst for details. 57 include a Signed-off-by: line. The current version of this 59 Documentation/process/submitting-patches.rst. 70 that the bug would present a short-term risk to other users if it 76 Documentation/admin-guide/security-bugs.rst for details. 81 --------------------------------------------------- 97 W: *Web-page* with status/info [all …]
|