Home
last modified time | relevance | path

Searched refs:readl (Results 1 – 25 of 2132) sorted by relevance

12345678910>>...86

/kernel/linux/linux-5.10/drivers/net/ethernet/stmicro/stmmac/
Dmmc_core.c190 u32 value = readl(mmcaddr + MMC_CNTRL); in dwmac_mmc_ctrl()
215 mmc->mmc_tx_octetcount_gb += readl(mmcaddr + MMC_TX_OCTETCOUNT_GB); in dwmac_mmc_read()
216 mmc->mmc_tx_framecount_gb += readl(mmcaddr + MMC_TX_FRAMECOUNT_GB); in dwmac_mmc_read()
217 mmc->mmc_tx_broadcastframe_g += readl(mmcaddr + in dwmac_mmc_read()
219 mmc->mmc_tx_multicastframe_g += readl(mmcaddr + in dwmac_mmc_read()
221 mmc->mmc_tx_64_octets_gb += readl(mmcaddr + MMC_TX_64_OCTETS_GB); in dwmac_mmc_read()
223 readl(mmcaddr + MMC_TX_65_TO_127_OCTETS_GB); in dwmac_mmc_read()
225 readl(mmcaddr + MMC_TX_128_TO_255_OCTETS_GB); in dwmac_mmc_read()
227 readl(mmcaddr + MMC_TX_256_TO_511_OCTETS_GB); in dwmac_mmc_read()
229 readl(mmcaddr + MMC_TX_512_TO_1023_OCTETS_GB); in dwmac_mmc_read()
[all …]
Ddwmac4_dma.c19 u32 value = readl(ioaddr + DMA_SYS_BUS_MODE); in dwmac4_dma_axi()
78 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_init_rx_chan()
96 value = readl(ioaddr + DMA_CHAN_TX_CONTROL(chan)); in dwmac4_dma_init_tx_chan()
117 value = readl(ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac4_dma_init_channel()
133 value = readl(ioaddr + DMA_CHAN_CONTROL(chan)); in dwmac410_dma_init_channel()
147 u32 value = readl(ioaddr + DMA_SYS_BUS_MODE); in dwmac4_dma_init()
170 readl(ioaddr + DMA_CHAN_CONTROL(channel)); in _dwmac4_dump_dma_regs()
172 readl(ioaddr + DMA_CHAN_TX_CONTROL(channel)); in _dwmac4_dump_dma_regs()
174 readl(ioaddr + DMA_CHAN_RX_CONTROL(channel)); in _dwmac4_dump_dma_regs()
176 readl(ioaddr + DMA_CHAN_TX_BASE_ADDR(channel)); in _dwmac4_dump_dma_regs()
[all …]
Ddwxgmac2_dma.c13 u32 value = readl(ioaddr + XGMAC_DMA_MODE); in dwxgmac2_dma_reset()
25 u32 value = readl(ioaddr + XGMAC_DMA_SYSBUS_MODE); in dwxgmac2_dma_init()
39 u32 value = readl(ioaddr + XGMAC_DMA_CH_CONTROL(chan)); in dwxgmac2_dma_init_chan()
55 value = readl(ioaddr + XGMAC_DMA_CH_RX_CONTROL(chan)); in dwxgmac2_dma_init_rx_chan()
71 value = readl(ioaddr + XGMAC_DMA_CH_TX_CONTROL(chan)); in dwxgmac2_dma_init_tx_chan()
83 u32 value = readl(ioaddr + XGMAC_DMA_SYSBUS_MODE); in dwxgmac2_dma_axi()
139 reg_space[i] = readl(ioaddr + i * 4); in dwxgmac2_dma_dump_regs()
145 u32 value = readl(ioaddr + XGMAC_MTL_RXQ_OPMODE(channel)); in dwxgmac2_dma_rx_mode()
166 u32 flow = readl(ioaddr + XGMAC_MTL_RXQ_FLOW_CONTROL(channel)); in dwxgmac2_dma_rx_mode()
204 value = readl(ioaddr + XGMAC_MTL_QINTEN(channel)); in dwxgmac2_dma_rx_mode()
[all …]
Ddwmac4_lib.c17 u32 value = readl(ioaddr + DMA_BUS_MODE); in dwmac4_dma_reset()
40 u32 value = readl(ioaddr + DMA_CHAN_TX_CONTROL(chan)); in dwmac4_dma_start_tx()
45 value = readl(ioaddr + GMAC_CONFIG); in dwmac4_dma_start_tx()
52 u32 value = readl(ioaddr + DMA_CHAN_TX_CONTROL(chan)); in dwmac4_dma_stop_tx()
60 u32 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_start_rx()
66 value = readl(ioaddr + GMAC_CONFIG); in dwmac4_dma_start_rx()
73 u32 value = readl(ioaddr + DMA_CHAN_RX_CONTROL(chan)); in dwmac4_dma_stop_rx()
91 u32 value = readl(ioaddr + DMA_CHAN_INTR_ENA(chan)); in dwmac4_enable_dma_irq()
103 u32 value = readl(ioaddr + DMA_CHAN_INTR_ENA(chan)); in dwmac410_enable_dma_irq()
115 u32 value = readl(ioaddr + DMA_CHAN_INTR_ENA(chan)); in dwmac4_disable_dma_irq()
[all …]
Ddwmac_lib.c18 u32 value = readl(ioaddr + DMA_BUS_MODE); in dwmac_dma_reset()
37 u32 value = readl(ioaddr + DMA_INTR_ENA); in dwmac_enable_dma_irq()
49 u32 value = readl(ioaddr + DMA_INTR_ENA); in dwmac_disable_dma_irq()
61 u32 value = readl(ioaddr + DMA_CONTROL); in dwmac_dma_start_tx()
68 u32 value = readl(ioaddr + DMA_CONTROL); in dwmac_dma_stop_tx()
75 u32 value = readl(ioaddr + DMA_CONTROL); in dwmac_dma_start_rx()
82 u32 value = readl(ioaddr + DMA_CONTROL); in dwmac_dma_stop_rx()
162 u32 intr_status = readl(ioaddr + DMA_STATUS); in dwmac_dma_interrupt()
203 u32 value = readl(ioaddr + DMA_INTR_ENA); in dwmac_dma_interrupt()
230 u32 csr6 = readl(ioaddr + DMA_CONTROL); in dwmac_dma_flush_tx_fifo()
[all …]
/kernel/linux/linux-5.10/drivers/media/platform/s5p-jpeg/
Djpeg-hw-s5p.c22 reg = readl(regs + S5P_JPG_SW_RESET); in s5p_jpeg_reset()
26 reg = readl(regs + S5P_JPG_SW_RESET); in s5p_jpeg_reset()
45 reg = readl(regs + S5P_JPGCMOD); in s5p_jpeg_input_raw_mode()
60 reg = readl(regs + S5P_JPGMOD); in s5p_jpeg_proc_mode()
75 reg = readl(regs + S5P_JPGMOD); in s5p_jpeg_subsampling_mode()
83 return readl(regs + S5P_JPGMOD) & S5P_SUBSAMPLING_MODE_MASK; in s5p_jpeg_get_subsampling_mode()
90 reg = readl(regs + S5P_JPGDRI_U); in s5p_jpeg_dri()
95 reg = readl(regs + S5P_JPGDRI_L); in s5p_jpeg_dri()
105 reg = readl(regs + S5P_JPG_QTBL); in s5p_jpeg_qtbl()
115 reg = readl(regs + S5P_JPG_HTBL); in s5p_jpeg_htbl_ac()
[all …]
Djpeg-hw-exynos4.c20 reg = readl(base + EXYNOS4_JPEG_CNTL_REG); in exynos4_jpeg_sw_reset()
24 reg = readl(base + EXYNOS4_JPEG_CNTL_REG); in exynos4_jpeg_sw_reset()
36 reg = readl(base + EXYNOS4_JPEG_CNTL_REG); in exynos4_jpeg_set_enc_dec_mode()
67 reg = readl(base + EXYNOS4_IMG_FMT_REG) & in __exynos4_jpeg_set_img_fmt()
141 reg = readl(base + EXYNOS4_IMG_FMT_REG) & in __exynos4_jpeg_set_enc_out_fmt()
174 reg = readl(base + EXYNOS4_INT_EN_REG) & ~EXYNOS4_INT_EN_MASK; in exynos4_jpeg_set_interrupt()
177 reg = readl(base + EXYNOS4_INT_EN_REG) & in exynos4_jpeg_set_interrupt()
185 return readl(base + EXYNOS4_INT_STATUS_REG); in exynos4_jpeg_get_int_status()
190 return readl(base + EXYNOS4_FIFO_STATUS_REG); in exynos4_jpeg_get_fifo_status()
197 reg = readl(base + EXYNOS4_JPEG_CNTL_REG) & ~EXYNOS4_HUF_TBL_EN; in exynos4_jpeg_set_huf_table_enable()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/bridge/analogix/
Danalogix_dp_reg.c31 reg = readl(dp->reg_base + ANALOGIX_DP_VIDEO_CTL_1); in analogix_dp_enable_video_mute()
35 reg = readl(dp->reg_base + ANALOGIX_DP_VIDEO_CTL_1); in analogix_dp_enable_video_mute()
45 reg = readl(dp->reg_base + ANALOGIX_DP_VIDEO_CTL_1); in analogix_dp_stop_video()
199 reg = readl(dp->reg_base + ANALOGIX_DP_COMMON_INT_MASK_4); in analogix_dp_mute_hpd_interrupt()
203 reg = readl(dp->reg_base + ANALOGIX_DP_INT_STA_MASK); in analogix_dp_mute_hpd_interrupt()
224 reg = readl(dp->reg_base + ANALOGIX_DP_DEBUG_CTL); in analogix_dp_get_pll_lock_status()
242 reg = readl(dp->reg_base + pd_addr); in analogix_dp_set_pll_power_down()
268 reg = readl(dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
277 reg = readl(dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
287 reg = readl(dp->reg_base + phy_pd_addr); in analogix_dp_set_analog_power_down()
[all …]
/kernel/linux/linux-5.10/drivers/phy/mediatek/
Dphy-mtk-tphy.c338 tmp = readl(com + U3P_USBPHYACR5); in hs_slew_rate_calibrate()
344 tmp = readl(fmreg + U3P_U2FREQ_FMMONR1); in hs_slew_rate_calibrate()
349 tmp = readl(fmreg + U3P_U2FREQ_FMCR0); in hs_slew_rate_calibrate()
358 tmp = readl(fmreg + U3P_U2FREQ_FMCR0); in hs_slew_rate_calibrate()
366 fm_out = readl(fmreg + U3P_U2FREQ_VALUE); in hs_slew_rate_calibrate()
369 tmp = readl(fmreg + U3P_U2FREQ_FMCR0); in hs_slew_rate_calibrate()
374 tmp = readl(fmreg + U3P_U2FREQ_FMMONR1); in hs_slew_rate_calibrate()
392 tmp = readl(com + U3P_USBPHYACR5); in hs_slew_rate_calibrate()
398 tmp = readl(com + U3P_USBPHYACR5); in hs_slew_rate_calibrate()
410 tmp = readl(u3_banks->spllc + U3P_SPLLC_XTALCTL3); in u3_phy_instance_init()
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/samsung/sxgbe/
Dsxgbe_core.c26 regval = readl(ioaddr + SXGBE_CORE_TX_CONFIG_REG); in sxgbe_core_init()
34 regval = readl(ioaddr + SXGBE_CORE_RX_CONFIG_REG); in sxgbe_core_init()
54 lpi_status = readl(ioaddr + SXGBE_CORE_LPI_CTRL_STATUS); in sxgbe_get_lpi_status()
74 irq_status = readl(ioaddr + SXGBE_CORE_INT_STATUS_REG); in sxgbe_core_host_irq_status()
105 high_word = readl(ioaddr + SXGBE_CORE_ADD_HIGHOFFSET(reg_n)); in sxgbe_core_get_umac_addr()
106 low_word = readl(ioaddr + SXGBE_CORE_ADD_LOWOFFSET(reg_n)); in sxgbe_core_get_umac_addr()
121 tx_config = readl(ioaddr + SXGBE_CORE_TX_CONFIG_REG); in sxgbe_enable_tx()
133 rx_config = readl(ioaddr + SXGBE_CORE_RX_CONFIG_REG); in sxgbe_enable_rx()
143 return readl(ioaddr + SXGBE_CORE_VERSION_REG); in sxgbe_get_controller_version()
150 return readl(ioaddr + (SXGBE_CORE_HW_FEA_REG(feature_index))); in sxgbe_get_hw_feature()
[all …]
Dsxgbe_mtl.c25 reg_val = readl(ioaddr + SXGBE_MTL_OP_MODE_REG); in sxgbe_mtl_init()
68 reg_val = readl(ioaddr + SXGBE_MTL_TXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_set_txfifosize()
80 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_set_rxfifosize()
89 reg_val = readl(ioaddr + SXGBE_MTL_TXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_enable_txqueue()
98 reg_val = readl(ioaddr + SXGBE_MTL_TXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_disable_txqueue()
108 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_fc_active()
119 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_fc_enable()
129 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_fc_deactive()
140 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_fep_enable()
150 reg_val = readl(ioaddr + SXGBE_MTL_RXQ_OPMODE_REG(queue_num)); in sxgbe_mtl_fep_disable()
[all …]
/kernel/linux/linux-5.10/drivers/scsi/bfa/
Dbfa_ioc_ct.c60 usecnt = readl(ioc->ioc_regs.ioc_usage_reg); in bfa_ioc_ct_firmware_lock()
67 readl(ioc->ioc_regs.ioc_usage_sem_reg); in bfa_ioc_ct_firmware_lock()
74 ioc_fwstate = readl(ioc->ioc_regs.ioc_fwstate); in bfa_ioc_ct_firmware_lock()
87 readl(ioc->ioc_regs.ioc_usage_sem_reg); in bfa_ioc_ct_firmware_lock()
98 readl(ioc->ioc_regs.ioc_usage_sem_reg); in bfa_ioc_ct_firmware_lock()
113 usecnt = readl(ioc->ioc_regs.ioc_usage_reg); in bfa_ioc_ct_firmware_unlock()
120 readl(ioc->ioc_regs.ioc_usage_sem_reg); in bfa_ioc_ct_firmware_unlock()
134 readl(ioc->ioc_regs.ll_halt); in bfa_ioc_ct_notify_fail()
135 readl(ioc->ioc_regs.alt_ll_halt); in bfa_ioc_ct_notify_fail()
138 readl(ioc->ioc_regs.err_set); in bfa_ioc_ct_notify_fail()
[all …]
/kernel/linux/linux-5.10/drivers/ata/
Dahci_xgene.c95 readl(ctx->csr_diag + CFG_MEM_RAM_SHUTDOWN); /* Force a barrier */ in xgene_ahci_init_memram()
97 if (readl(ctx->csr_diag + BLOCK_MEM_RDY) != 0xFFFFFFFF) { in xgene_ahci_init_memram()
163 fbs = readl(port_mmio + PORT_FBS); in xgene_ahci_restart_engine()
165 fbs = readl(port_mmio + PORT_FBS); in xgene_ahci_restart_engine()
203 port_fbs = readl(port_mmio + PORT_FBS); in xgene_ahci_qc_issue()
226 return (readl(diagcsr + CFG_MEM_RAM_SHUTDOWN) == 0 && in xgene_ahci_is_memram_inited()
227 readl(diagcsr + BLOCK_MEM_RDY) == 0xFFFFFFFF); in xgene_ahci_is_memram_inited()
274 val = readl(mmio + PORTCFG); in xgene_ahci_set_phy_cfg()
277 readl(mmio + PORTCFG); /* Force a barrier */ in xgene_ahci_set_phy_cfg()
280 readl(mmio + PORTPHY1CFG); /* Force a barrier */ in xgene_ahci_set_phy_cfg()
[all …]
Dsata_sx4.c493 readl(dimm_mmio); /* MMIO PCI posting flush */ in pdc20621_dma_prep()
528 readl(dimm_mmio); /* MMIO PCI posting flush */ in pdc20621_nodata_prep()
561 readl(mmio + PDC_20621_SEQCTL + (seq * 4)); /* flush */ in __pdc20621_push_hdma()
564 readl(mmio + PDC_HDMA_PKT_SUBMIT); /* flush */ in __pdc20621_push_hdma()
614 printk(KERN_ERR "HDMA[0] == 0x%08X\n", readl(dimm_mmio)); in pdc20621_dump_hdma()
615 printk(KERN_ERR "HDMA[1] == 0x%08X\n", readl(dimm_mmio + 4)); in pdc20621_dump_hdma()
616 printk(KERN_ERR "HDMA[2] == 0x%08X\n", readl(dimm_mmio + 8)); in pdc20621_dump_hdma()
617 printk(KERN_ERR "HDMA[3] == 0x%08X\n", readl(dimm_mmio + 12)); in pdc20621_dump_hdma()
654 readl(mmio + PDC_20621_SEQCTL + (seq * 4)); /* flush */ in pdc20621_packet_start()
658 readl(ap->ioaddr.cmd_addr + PDC_PKT_SUBMIT); in pdc20621_packet_start()
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/brocade/bna/
Dbfa_ioc_ct.c125 usecnt = readl(ioc->ioc_regs.ioc_usage_reg); in bfa_ioc_ct_firmware_lock()
137 ioc_fwstate = readl(ioc->ioc_regs.ioc_fwstate); in bfa_ioc_ct_firmware_lock()
178 usecnt = readl(ioc->ioc_regs.ioc_usage_reg); in bfa_ioc_ct_firmware_unlock()
194 readl(ioc->ioc_regs.ll_halt); in bfa_ioc_ct_notify_fail()
195 readl(ioc->ioc_regs.alt_ll_halt); in bfa_ioc_ct_notify_fail()
377 r32 = readl(rb + FNC_PERS_REG); in bfa_ioc_ct_map_port()
389 r32 = readl(rb + CT2_HOSTFN_PERSONALITY0); in bfa_ioc_ct2_map_port()
400 r32 = readl(rb + FNC_PERS_REG); in bfa_ioc_ct_isr_mode_set()
427 r32 = readl(ioc->ioc_regs.lpu_read_stat); in bfa_ioc_ct2_lpu_read_stat()
450 r32 = readl(rb + HOSTFN_MSIX_VT_OFST_NUMVT); in bfa_nw_ioc_ct2_poweron()
[all …]
/kernel/linux/linux-5.10/drivers/media/platform/exynos4-is/
Dfimc-lite-reg.c25 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_reset()
30 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_reset()
42 u32 cfg = readl(dev->regs + FLITE_REG_CISTATUS); in flite_hw_clear_pending_irq()
49 u32 intsrc = readl(dev->regs + FLITE_REG_CISTATUS); in flite_hw_get_interrupt_source()
56 u32 cfg = readl(dev->regs + FLITE_REG_CISTATUS2); in flite_hw_clear_last_capture_end()
77 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_set_interrupt_mask()
85 u32 cfg = readl(dev->regs + FLITE_REG_CIIMGCPT); in flite_hw_capture_start()
92 u32 cfg = readl(dev->regs + FLITE_REG_CIIMGCPT); in flite_hw_capture_stop()
103 u32 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_set_test_pattern()
144 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_set_source_format()
[all …]
/kernel/linux/linux-5.10/sound/soc/sunxi/
Dsun8i-adda-pr-regmap.c35 writel(readl(base) | ADDA_PR_RESET, base); in adda_reg_read()
38 writel(readl(base) & ~ADDA_PR_WRITE, base); in adda_reg_read()
41 tmp = readl(base); in adda_reg_read()
47 *val = readl(base) & ADDA_PR_DATA_OUT_MASK; in adda_reg_read()
58 writel(readl(base) | ADDA_PR_RESET, base); in adda_reg_write()
61 tmp = readl(base); in adda_reg_write()
67 tmp = readl(base); in adda_reg_write()
73 writel(readl(base) | ADDA_PR_WRITE, base); in adda_reg_write()
76 writel(readl(base) & ~ADDA_PR_WRITE, base); in adda_reg_write()
/kernel/linux/linux-5.10/drivers/i2c/busses/
Di2c-pxa.c356 readl(_ISR(i2c)), readl(_ICR(i2c)), readl(_IBMR(i2c))); in i2c_pxa_show_state()
371 readl(_IBMR(i2c)), readl(_IDBR(i2c)), readl(_ICR(i2c)), in i2c_pxa_scream_blue_murder()
372 readl(_ISR(i2c))); in i2c_pxa_scream_blue_murder()
394 return !(readl(_ICR(i2c)) & ICR_SCLE); in i2c_pxa_is_slavemode()
406 while ((i > 0) && (readl(_IBMR(i2c)) & IBMR_SDAS) == 0) { in i2c_pxa_abort()
407 unsigned long icr = readl(_ICR(i2c)); in i2c_pxa_abort()
420 writel(readl(_ICR(i2c)) & ~(ICR_MA | ICR_START | ICR_STOP), in i2c_pxa_abort()
430 isr = readl(_ISR(i2c)); in i2c_pxa_wait_bus_not_busy()
456 __func__, (long)jiffies, readl(_ISR(i2c)), readl(_ICR(i2c)), readl(_IBMR(i2c))); in i2c_pxa_wait_master()
458 if (readl(_ISR(i2c)) & ISR_SAD) { in i2c_pxa_wait_master()
[all …]
/kernel/linux/linux-5.10/drivers/usb/chipidea/
Dusbmisc_imx.c175 val = readl(usbmisc->base); in usbmisc_imx25_init()
190 val = readl(usbmisc->base); in usbmisc_imx25_init()
227 val = readl(reg); in usbmisc_imx25_post()
263 val = readl(usbmisc->base) | val; in usbmisc_imx27_init()
265 val = readl(usbmisc->base) & ~val; in usbmisc_imx27_init()
283 val = readl(usbmisc->base + MX53_USB_OTG_PHY_CTRL_1_OFFSET); in usbmisc_imx53_init()
294 val = readl(reg) | MX53_BM_OVER_CUR_DIS_OTG; in usbmisc_imx53_init()
301 val = readl(reg) | MX53_BM_OVER_CUR_DIS_H1; in usbmisc_imx53_init()
309 val = readl(reg) | MX53_USB_CTRL_1_UH2_ULPI_EN; in usbmisc_imx53_init()
316 val = readl(reg) | MX53_USB_UHx_CTRL_WAKE_UP_EN in usbmisc_imx53_init()
[all …]
/kernel/linux/linux-5.10/drivers/soc/sifive/
Dsifive_l2_cache.c80 regval = readl(l2_base + SIFIVE_L2_CONFIG); in l2_config_read()
90 regval = readl(l2_base + SIFIVE_L2_WAYENABLE); in l2_config_read()
115 return readl(l2_base + SIFIVE_L2_WAYENABLE) & 0xFF; in l2_largest_wayenabled()
150 add_h = readl(l2_base + SIFIVE_L2_DIRECCFIX_HIGH); in l2_int_handler()
151 add_l = readl(l2_base + SIFIVE_L2_DIRECCFIX_LOW); in l2_int_handler()
154 readl(l2_base + SIFIVE_L2_DIRECCFIX_COUNT); in l2_int_handler()
159 add_h = readl(l2_base + SIFIVE_L2_DATECCFIX_HIGH); in l2_int_handler()
160 add_l = readl(l2_base + SIFIVE_L2_DATECCFIX_LOW); in l2_int_handler()
163 readl(l2_base + SIFIVE_L2_DATECCFIX_COUNT); in l2_int_handler()
168 add_h = readl(l2_base + SIFIVE_L2_DATECCFAIL_HIGH); in l2_int_handler()
[all …]
/kernel/linux/linux-5.10/drivers/rtc/
Drtc-ftrtc010.c71 sec = readl(rtc->rtc_base + FTRTC010_RTC_SECOND); in ftrtc010_rtc_read_time()
72 min = readl(rtc->rtc_base + FTRTC010_RTC_MINUTE); in ftrtc010_rtc_read_time()
73 hour = readl(rtc->rtc_base + FTRTC010_RTC_HOUR); in ftrtc010_rtc_read_time()
74 days = readl(rtc->rtc_base + FTRTC010_RTC_DAYS); in ftrtc010_rtc_read_time()
75 offset = readl(rtc->rtc_base + FTRTC010_RTC_RECORD); in ftrtc010_rtc_read_time()
92 sec = readl(rtc->rtc_base + FTRTC010_RTC_SECOND); in ftrtc010_rtc_set_time()
93 min = readl(rtc->rtc_base + FTRTC010_RTC_MINUTE); in ftrtc010_rtc_set_time()
94 hour = readl(rtc->rtc_base + FTRTC010_RTC_HOUR); in ftrtc010_rtc_set_time()
95 day = readl(rtc->rtc_base + FTRTC010_RTC_DAYS); in ftrtc010_rtc_set_time()
165 sec = readl(rtc->rtc_base + FTRTC010_RTC_SECOND); in ftrtc010_rtc_probe()
[all …]
/kernel/linux/linux-5.10/drivers/usb/early/
Dehci-dbgp.c82 dbgp_printk(" Debug control: %08x", readl(&ehci_debug->control)); in dbgp_ehci_status()
83 dbgp_printk(" ehci cmd : %08x", readl(&ehci_regs->command)); in dbgp_ehci_status()
85 readl(&ehci_regs->configured_flag)); in dbgp_ehci_status()
86 dbgp_printk(" ehci status : %08x", readl(&ehci_regs->status)); in dbgp_ehci_status()
88 readl(&ehci_regs->port_status[dbgp_phys_port - 1])); in dbgp_ehci_status()
203 pids = readl(&ehci_debug->pids); in dbgp_wait_until_done()
257 lo = readl(&ehci_debug->data03); in dbgp_get_data()
258 hi = readl(&ehci_debug->data47); in dbgp_get_data()
277 pids = readl(&ehci_debug->pids); in dbgp_bulk_write()
280 ctrl = readl(&ehci_debug->control); in dbgp_bulk_write()
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-dove/
Dmpp.c63 readl(DOVE_MPP_CTRL4_VIRT_BASE)); in dove_mpp_dump_regs()
66 readl(DOVE_PMU_MPP_GENERAL_CTRL)); in dove_mpp_dump_regs()
68 pr_debug("MPP_GENERAL: %08x\n", readl(DOVE_MPP_GENERAL_VIRT_BASE)); in dove_mpp_dump_regs()
73 u32 mpp_gen_cfg = readl(DOVE_MPP_GENERAL_VIRT_BASE); in dove_mpp_cfg_nfc()
84 u32 mpp_ctrl4 = readl(DOVE_MPP_CTRL4_VIRT_BASE); in dove_mpp_cfg_au1()
85 u32 ssp_ctrl1 = readl(DOVE_SSP_CTRL_STATUS_1); in dove_mpp_cfg_au1()
86 u32 mpp_gen_ctrl = readl(DOVE_MPP_GENERAL_VIRT_BASE); in dove_mpp_cfg_au1()
87 u32 global_cfg_2 = readl(DOVE_GLOBAL_CONFIG_2); in dove_mpp_cfg_au1()
124 u32 mpp_ctrl4 = readl(DOVE_MPP_CTRL4_VIRT_BASE); in dove_mpp_conf_grp()
/kernel/linux/linux-5.10/drivers/mtd/spi-nor/controllers/
Dintel-spi.c171 dev_dbg(ispi->dev, "BFPREG=0x%08x\n", readl(ispi->base + BFPREG)); in intel_spi_dump_regs()
173 value = readl(ispi->base + HSFSTS_CTL); in intel_spi_dump_regs()
178 dev_dbg(ispi->dev, "FADDR=0x%08x\n", readl(ispi->base + FADDR)); in intel_spi_dump_regs()
179 dev_dbg(ispi->dev, "DLOCK=0x%08x\n", readl(ispi->base + DLOCK)); in intel_spi_dump_regs()
183 i, readl(ispi->base + FDATA(i))); in intel_spi_dump_regs()
185 dev_dbg(ispi->dev, "FRACC=0x%08x\n", readl(ispi->base + FRACC)); in intel_spi_dump_regs()
189 readl(ispi->base + FREG(i))); in intel_spi_dump_regs()
192 readl(ispi->pregs + PR(i))); in intel_spi_dump_regs()
195 value = readl(ispi->sregs + SSFSTS_CTL); in intel_spi_dump_regs()
198 readl(ispi->sregs + PREOP_OPTYPE)); in intel_spi_dump_regs()
[all …]
/kernel/linux/linux-5.10/drivers/clk/mvebu/
Dorion.c30 u32 opt = (readl(sar) >> SAR_MV88F5181_TCLK_FREQ) & in mv88f5181_get_tclk_freq()
47 u32 opt = (readl(sar) >> SAR_MV88F5181_CPU_FREQ) & in mv88f5181_get_cpu_freq()
62 u32 opt = (readl(sar) >> SAR_MV88F5181_CPU_FREQ) & in mv88f5181_get_clk_ratio()
100 u32 opt = (readl(sar) >> SAR_MV88F5182_TCLK_FREQ) & in mv88f5182_get_tclk_freq()
115 u32 opt = (readl(sar) >> SAR_MV88F5182_CPU_FREQ) & in mv88f5182_get_cpu_freq()
130 u32 opt = (readl(sar) >> SAR_MV88F5182_CPU_FREQ) & in mv88f5182_get_clk_ratio()
174 u32 opt = (readl(sar) >> SAR_MV88F5281_CPU_FREQ) & in mv88f5281_get_cpu_freq()
187 u32 opt = (readl(sar) >> SAR_MV88F5281_CPU_FREQ) & in mv88f5281_get_clk_ratio()
225 u32 opt = (readl(sar) >> SAR_MV88F6183_TCLK_FREQ) & in mv88f6183_get_tclk_freq()
240 u32 opt = (readl(sar) >> SAR_MV88F6183_CPU_FREQ) & in mv88f6183_get_cpu_freq()
[all …]

12345678910>>...86