Searched +full:0 +full:x10020000 (Results 1 – 25 of 25) sorted by relevance
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/ |
D | lsi,axm5516-clks.txt | 18 reg = <0x20 0x10020000 0 0x20000>; 23 reg = <0x20 0x10080000 0 0x1000>;
|
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/media/ |
D | mediatek-vpu.txt | 25 reg = <0 0x10020000 0 0x30000>, 26 <0 0x10050000 0 0x100>;
|
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/ |
D | dsi_cfg.h | 11 #define MSM_DSI_VER_MAJOR_V2 0x02 12 #define MSM_DSI_VER_MAJOR_6G 0x03 13 #define MSM_DSI_6G_VER_MINOR_V1_0 0x10000000 14 #define MSM_DSI_6G_VER_MINOR_V1_1 0x10010000 15 #define MSM_DSI_6G_VER_MINOR_V1_1_1 0x10010001 16 #define MSM_DSI_6G_VER_MINOR_V1_2 0x10020000 17 #define MSM_DSI_6G_VER_MINOR_V1_3 0x10030000 18 #define MSM_DSI_6G_VER_MINOR_V1_3_1 0x10030001 19 #define MSM_DSI_6G_VER_MINOR_V1_4_1 0x10040001 20 #define MSM_DSI_6G_VER_MINOR_V1_4_2 0x10040002 [all …]
|
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sound/ |
D | ingenic,aic.yaml | 28 const: 0 77 reg = <0x10020000 0x38>; 79 #sound-dai-cells = <0>; 90 dmas = <&dmac 25 0xffffffff>, <&dmac 24 0xffffffff>;
|
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pwm/ |
D | pwm-sifive.yaml | 64 reg = <0x10020000 0x1000>;
|
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/ |
D | arm,pl11x.txt | 66 arm,pl11x,tft-r0g0b0-pads = <0 8 16>; 68 arm,pl11x,tft-r0g0b0-pads = <16 8 0>; 75 reg = <0x10020000 0x1000>; 77 interrupts = <0 44 4>;
|
/kernel/linux/linux-5.10/arch/arm/boot/dts/ |
D | axm55xx.dtsi | 32 #clock-cells = <0>; 38 #clock-cells = <0>; 44 #clock-cells = <0>; 51 reg = <0x20 0x10020000 0 0x20000>; 58 #address-cells = <0>; 60 reg = <0x20 0x01001000 0 0x1000>, 61 <0x20 0x01002000 0 0x2000>, 62 <0x20 0x01004000 0 0x2000>, 63 <0x20 0x01006000 0 0x2000>; 97 reg = <0x20 0x10030000 0 0x2000>; [all …]
|
D | vexpress-v2p-ca9.dts | 16 arm,hbi = <0x191>; 17 arm,vexpress,site = <0xf>; 36 #size-cells = <0>; 38 A9_0: cpu@0 { 41 reg = <0>; 69 reg = <0x60000000 0x40000000>; 77 /* Chipselect 3 is physically at 0x4c000000 */ 81 reg = <0x4c000000 0x00800000>; 88 reg = <0x10020000 0x1000>; 90 interrupts = <0 44 4>; [all …]
|
D | arm-realview-eb.dtsi | 43 /* 128 MiB memory @ 0x0 */ 44 reg = <0x00000000 0x08000000>; 48 vmmc: fixedregulator@0 { 57 #clock-cells = <0>; 63 #clock-cells = <0>; 71 #clock-cells = <0>; 79 #clock-cells = <0>; 87 #clock-cells = <0>; 95 #clock-cells = <0>; 103 #clock-cells = <0>; [all …]
|
D | arm-realview-pbx.dtsi | 44 /* 128 MiB memory @ 0x0 */ 45 reg = <0x00000000 0x08000000>; 66 #clock-cells = <0>; 72 #clock-cells = <0>; 78 #clock-cells = <0>; 86 #clock-cells = <0>; 94 #clock-cells = <0>; 102 #clock-cells = <0>; 110 #clock-cells = <0>; 118 #clock-cells = <0>; [all …]
|
D | imx27.dtsi | 47 reg = <0x10040000 0x1000>; 53 #clock-cells = <0>; 59 #size-cells = <0>; 62 cpu: cpu@0 { 64 reg = <0>; 88 reg = <0x10000000 0x20000>; 93 reg = <0x10001000 0x1000>; 104 reg = <0x10002000 0x1000>; 111 reg = <0x10003000 0x1000>; 120 reg = <0x10004000 0x1000>; [all …]
|
D | arm-realview-pb11mp.dts | 45 * The PB11MPCore has 512 MiB memory @ 0x70000000 46 * and the first 256 are also remapped @ 0x00000000 48 reg = <0x70000000 0x20000000>; 53 #size-cells = <0>; 56 MP11_0: cpu@0 { 59 reg = <0>; 91 reg = <0x1f001000 0x1000>, 92 <0x1f000100 0x100>; 97 reg = <0x1f002000 0x1000>; 99 interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
D | exynos4412.dtsi | 36 #size-cells = <0>; 41 reg = <0xA00>; 51 reg = <0xA01>; 61 reg = <0xA02>; 71 reg = <0xA03>; 162 reg = <0x11400000 0x1000>; 168 reg = <0x11000000 0x1000>; 180 reg = <0x03860000 0x1000>; 182 interrupts = <10 0>; 187 reg = <0x106E0000 0x1000>; [all …]
|
D | exynos3250.dtsi | 51 #size-cells = <0>; 53 cpu0: cpu@0 { 56 reg = <0>; 100 xusbxti: clock-0 { 102 clock-frequency = <0>; 103 #clock-cells = <0>; 109 clock-frequency = <0>; 110 #clock-cells = <0>; 116 clock-frequency = <0>; 117 #clock-cells = <0>; [all …]
|
D | exynos4.dtsi | 68 reg = <0x03810000 0x0C>; 79 reg = <0x03830000 0x100>; 88 samsung,idma-addr = <0x03000000>; 95 reg = <0x10000000 0x100>; 100 reg = <0x10500000 0x2000>; 105 reg = <0x12570000 0x14>; 116 reg = <0x10023C40 0x20>; 117 #power-domain-cells = <0>; 123 reg = <0x10023C60 0x20>; 124 #power-domain-cells = <0>; [all …]
|
/kernel/linux/linux-5.10/arch/mips/boot/dts/ingenic/ |
D | jz4740.dtsi | 12 #size-cells = <0>; 14 cpu0: cpu@0 { 16 compatible = "ingenic,xburst-mxu1.0"; 17 reg = <0>; 25 #address-cells = <0>; 33 reg = <0x10001000 0x14>; 44 #clock-cells = <0>; 49 #clock-cells = <0>; 55 reg = <0x10000000 0x100>; 65 reg = <0x10002000 0x1000>; [all …]
|
D | jz4725b.dtsi | 12 #size-cells = <0>; 14 cpu0: cpu@0 { 16 compatible = "ingenic,xburst-mxu1.0"; 17 reg = <0>; 25 #address-cells = <0>; 33 reg = <0x10001000 0x14>; 44 #clock-cells = <0>; 49 #clock-cells = <0>; 55 reg = <0x10000000 0x100>; 65 reg = <0x10002000 0x1000>; [all …]
|
D | jz4770.dtsi | 12 #size-cells = <0>; 14 cpu0: cpu@0 { 16 compatible = "ingenic,xburst-fpu1.0-mxu1.1"; 17 reg = <0>; 25 #address-cells = <0>; 33 reg = <0x10001000 0x40>; 44 #clock-cells = <0>; 49 #clock-cells = <0>; 55 reg = <0x10000000 0x100>; 58 ranges = <0x0 0x10000000 0x100>; [all …]
|
/kernel/linux/linux-5.10/arch/riscv/boot/dts/sifive/ |
D | fu540-c000.dtsi | 24 #size-cells = <0>; 25 cpu0: cpu@0 { 31 reg = <0>; 144 compatible = "sifive,plic-1.0.0"; 145 reg = <0x0 0xc000000 0x0 0x4000000>; 149 &cpu0_intc 0xffffffff 150 &cpu1_intc 0xffffffff &cpu1_intc 9 151 &cpu2_intc 0xffffffff &cpu2_intc 9 152 &cpu3_intc 0xffffffff &cpu3_intc 9 153 &cpu4_intc 0xffffffff &cpu4_intc 9>; [all …]
|
/kernel/linux/linux-5.10/arch/powerpc/boot/dts/ |
D | akebono.dts | 14 /memreserve/ 0x01f00000 0x00100000; // spin table 21 dcr-parent = <&{/cpus/cpu@0}>; 29 #size-cells = <0>; 31 cpu@0 { 34 reg = <0>; 59 cpu-release-addr = <0x0 0x01f00000>; 65 reg = <0x0 0x0 0x0 0x0>; // filled in by zImage 71 dcr-reg = <0xffc00000 0x00040000>; 72 #address-cells = <0>; 73 #size-cells = <0>; [all …]
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/ti/ |
D | k3-am65-main.dtsi | 12 reg = <0x0 0x70000000 0x0 0x200000>; 15 ranges = <0x0 0x0 0x70000000 0x200000>; 17 atf-sram@0 { 18 reg = <0x0 0x20000>; 22 reg = <0xf0000 0x10000>; 26 reg = <0x100000 0x100000>; 37 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */ 38 <0x00 0x01880000 0x00 0x90000>, /* GICR */ 39 <0x00 0x6f000000 0x00 0x2000>, /* GICC */ 40 <0x00 0x6f010000 0x00 0x1000>, /* GICH */ [all …]
|
/kernel/linux/linux-5.10/arch/arm64/boot/dts/mediatek/ |
D | mt8173.dtsi | 136 #size-cells = <0>; 158 cpu0: cpu@0 { 161 reg = <0x000>; 176 reg = <0x001>; 191 reg = <0x100>; 206 reg = <0x101>; 221 CPU_SLEEP_0: cpu-sleep-0 { 227 arm,psci-suspend-param = <0x0010000>; 249 cpu_suspend = <0x84000001>; 250 cpu_off = <0x84000002>; [all …]
|
/kernel/linux/linux-5.10/drivers/s390/crypto/ |
D | zcrypt_ep11misc.c | 33 static const u8 def_iv[16] = { 0x00, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 34 0x88, 0x99, 0xaa, 0xbb, 0xcc, 0xdd, 0xee, 0xff }; 54 rc = 0; in card_cache_fetch() 65 int found = 0; in card_cache_update() 135 DBF("%s key check failed, type 0x%02x != 0x%02x\n", in ep11_check_aes_key_with_hdr() 139 if (hdr->hver != 0x00) { in ep11_check_aes_key_with_hdr() 141 DBF("%s key check failed, header version 0x%02x != 0x00\n", in ep11_check_aes_key_with_hdr() 147 DBF("%s key check failed, version 0x%02x != 0x%02x\n", in ep11_check_aes_key_with_hdr() 166 DBF("%s key check failed, blob magic 0x%04x != 0x%04x\n", in ep11_check_aes_key_with_hdr() 179 return 0; in ep11_check_aes_key_with_hdr() [all …]
|
/kernel/linux/patches/linux-4.19/hispark_taurus_patch/ |
D | hispark_taurus.patch | 2 index 1877da816..0b45060b7 100644 188 @@ -0,0 +1,240 @@ 218 + #size-cells = <0>; 220 + cpu@0 { 223 + reg = <0>; 261 + opp-freq = <0 1 2 3 4>; 271 + reg = <0x80000000 0x40000000>; 309 + spidev@0 { 311 + reg = <0>; 312 + pl022,interface = <0>; [all …]
|
/kernel/linux/patches/linux-5.10/hispark_taurus_patch/ |
D | hispark_taurus.patch | 47 index 0b3cd7a33..763d37e86 100644 118 @@ -0,0 +1,270 @@ 148 + reg = <0x82000000 0x20000000>; 233 + spidev@0 { 235 + reg = <0>; 236 + pl022,interface = <0>; 237 + pl022,com-mode = <0>; 245 + spidev@0 { 247 + reg = <0>; 248 + pl022,interface = <0>; [all …]
|